MOSFET Selection for Reverse Polarity Protection

AND90146/D

OVERVIEW
When the vehicle’s battery is damaged and needs replacement the probability of connecting the new battery in reverse is high. Since many electronic control units (ECU) in the vehicle are connected to the vehicle’s battery, such an event could lead to numerous ECU failures. Additionally, automotive standards like ISO (International Organization for Standardization) defines the testing methods, voltage levels, limits for electromagnetic emission for electrical and electronic devices to ensure the safe and rugged operation of the system. One such standard related to reverse polarity protection (RPP) is ISO 7637–2:2011 which replicates the various voltage scenarios like in the real application and the system needs to withstand such voltages to showcase the robustness against failures. This made reverse polarity protection a crucial building block that is required by all automotive vehicle manufacturers for any battery connected ECU/system.

This application note will first address the ISO pulses that are commonly used to replicate the voltage transients that could appear in real applications. It will then give details about several protection techniques that could be used, before helping to guide the reader to select an external N–Channel MOSFET, that will provide RPP and help reduce the power losses of the system. Finally, a list of recommended N–Channel MOSFETs to be used along with an ideal diode controller, based on the battery current will be provided.

ISO PULSES
ISO 7637–2:2011 is an international standard which specifies test methods and procedures to ensure the compatibility to conducted electrical transients of equipment installed on passenger cars and commercial vehicles fitted with 12 V or 24 V electrical systems. Refer to ISO 7637–2:2011 for detailed information.

Under this standard there are several types of test pulses that are defined to test the device. Below are few of the test pulses.
- Pulse 1: Transients due to supply disconnection of inductive loads.
- Pulse 2a: Transients due to sudden interruption of currents in a device connected in parallel with the DUT (Device Under Test), due to the inductance of the wiring harness.
- Pulse 3a & 3b: Transients which occur as a result of switching processes. The characteristics of these transients are influenced by distributed capacitance and inductance of the wiring harness.

These test pulses come with different negative and positive voltage levels to stress the DUT to see if it can withstand. For example, Pulse 3b is shown in Figure 1 to give an idea about the type of pulses that are defined in the standard, each pulse will have its own parameters as in Table 1. Pulse 3b simulates the switching noise in the real application, such as relay and switch contact bouncing which can produce a short burst of high frequency pulses. AND8228/D talks in more details about voltage transients and testing methods.

Table 1. PARAMETERS OF TEST PULSE 3b

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Nominal 12 V System</th>
<th>Nominal 24 V System</th>
</tr>
</thead>
<tbody>
<tr>
<td>U_S</td>
<td>+75 V to +150 V</td>
<td>+150 V to +300 V</td>
</tr>
<tr>
<td>R_i</td>
<td>50 Ω</td>
<td></td>
</tr>
<tr>
<td>t_d</td>
<td>150 ns ±45 ns</td>
<td></td>
</tr>
<tr>
<td>t_r</td>
<td>5 ns ±1.5 ns</td>
<td></td>
</tr>
<tr>
<td>t_1</td>
<td>100 µs</td>
<td></td>
</tr>
<tr>
<td>t_4</td>
<td>10 ms</td>
<td></td>
</tr>
<tr>
<td>t_5</td>
<td>90 ms</td>
<td></td>
</tr>
</tbody>
</table>
REVERSE POLARITY PROTECTION TECHNIQUES

In the following section the three most common techniques used for reverse polarity protection are discussed.

Diode

The simplest way to protect a system from a reverse battery is by using a diode. As shown in Figure 2, a diode will only conduct current when the correct polarity is applied to its terminals (i.e., forward biased). The forward voltage drop, $V_F$ for a standard diode is around 0.7 V, while for a Schottky diode it can be as low as 0.3 V. As a result, most applications use a Schottky diode, to reduce system losses.

Figure 2. Reverse Polarity Protection using a Diode

Figure 3 shows the typical voltage drop of the NRVBSS24NT3G Schottky diode. If the diode current ($I_{DIODE}$) increases from 0.5 A to 1.0 A (100% increase), $V_F$ increases from 0.35 V to 0.40 V (15% increase) at a junction temperature $T_J$ of 25°C.

Figure 3. Typical Forward Voltage of NRVBSS24NT3G Schottky Diode

MOSFET

An alternative to a diode is a MOSFET. When a MOSFET is conductive, the voltage drop between the drain–source $V_{DS}$ is dependent on the drain–source resistance $R_{DS,ON}$ and the drain–source current $I_D$: $V_{DS} = R_{DS,ON} \times I_D$. Compared to a Schottky diode the voltage drop is generally much lower.

$P$–Channel MOSFET

As all MOSFETs, a $P$–Channel MOSFET has an intrinsic body diode between the source and the drain. When the battery is properly connected, the intrinsic body diode is conductive till the MOSFET’s channel is turned ON. To turn ON a $P$–Channel MOSFET, the gate voltage needs to be lower than the source voltage by at least the threshold voltage $V_T$. When the battery is reversely connected, the body diode is reversed biased, gate and source have the same voltage thus turning OFF the $P$–Channel MOSFET. An additional Zener diode is used to clamp the gate of the $P$–Channel MOSFET and protect it in the case of a too high voltage.
N–Channel MOSFET

It is also possible to use an N–Channel MOSFET for reverse polarity protection. When the battery is properly connected (source is connected to V_{BAT}), to turn ON the MOSFET, the gate–source voltage has to be higher than the threshold voltage (V_{GS} > V_{TH}). Given that the source is connected to V_{BAT}, the gate voltage needs to be higher than V_{BAT} by at least V_{T}. Hence a dedicated driver is used to drive the gate voltage of the N–Channel MOSFET higher than the source voltage, thus turning ON the N–Channel MOSFET. When the battery is reverse connected, the body diode is reversed biased (anode voltage is lower than cathode voltage) and the driver is disabled (source and gate are shorted), turning the N–Channel MOSFET OFF.

Comparison of Reverse Polarity Protection Techniques

Table 2 summarizes the advantages and disadvantages of the different reverse polarity protection techniques. It is worth mentioning that P–Channel MOSFET operation depends upon the mobility of holes, while an N–Channel MOSFET depends upon the mobility of electrons. Knowing that the mobility of holes is almost 2.5 times lower than the mobility of electrons, for the same drain current, a P–Channel MOSFET will have a bigger die size and, by implication, a higher cost compared to that of an N–Channel MOSFET to achieve the same on–resistance. This makes N–Channel MOSFETs preferable compared to P–Channel MOSFETs in such applications.

<table>
<thead>
<tr>
<th>Schottky Diode</th>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Low cost</td>
<td>Higher power dissipation</td>
</tr>
<tr>
<td></td>
<td>Simple</td>
<td>Higher voltage drop</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MOSFET</th>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Flexibility (various MOSFETs with various R_{DS,ON})</td>
<td>High cost for low R_{DS,ON}</td>
</tr>
<tr>
<td></td>
<td>Higher power dissipation</td>
<td>Higher total solution cost (need of additional charge pump / controller)</td>
</tr>
<tr>
<td></td>
<td>Lower operating voltage drop</td>
<td>Higher complexity (i.e., gate drive and protection)</td>
</tr>
</tbody>
</table>
**MOSFET SELECTION**

There are various parameters to consider when selecting an N–Channel MOSFET for reverse polarity protection.

- **Maximum Breakdown Voltage of the MOSFET** $V_{DS,\,\text{MAX}}$
  - For 12 V board net (vehicle) $V_{DS,\,\text{MAX}} = 40 \text{ V}$ is preferred
  - For 24 V board net (truck) $V_{DS,\,\text{MAX}} = 60 \text{ V}$ is preferred

- **Maximum Operating Junction Temperature** $T_{J,\,\text{MAX}}$
  - For vehicle and truck applications, 175°C is recommended given the harsh environment

- **Gate Level**
  - Logic Level is preferred over standard level since they have a lower $R_{DS,\,\text{ON}}$ for the same gate–source voltage $V_{GS}$

- **Package**
  - 3.30 × 3.30 mm (i.e. LFPAK33/WDFN8/µ8FL) and 5.00 × 6.00 mm (i.e., SO8–FL/LFPAK56) packages with exposed pad for optimized power dissipation are commonly used

- **Total Gate Charge** $Q_{G,\,\text{TOT}}$
  - Turning ON a MOSFET happens in 3 phases
    - When the gate voltage $V_{GS}$ rises to the plateau voltage $V_{GR}$ charges are mainly used to charge the input capacitance $C_{ISS}$.
    - When $V_{GS}$ is at the plateau voltage $V_{GR}$ charges are mainly used to charge the reverse transfer capacitance (gate–to–drain capacitance) $C_{RDS}$.  
    - When $V_{GS}$ rises from $V_{GP}$ to driver supply voltage $V_{GDR}$, the charges are used to further enhance the channel.
  - Lower the $Q_{G,\,\text{TOT}}$, lesser the gate voltage and current needed to turn ON the MOSFET (i.e., faster turn ON) and vice versa
  - More information about MOSFET Gate–Charge could be found in the following onsemi application note.

- **Drain–Source Resistance** $R_{DS,\,\text{ON}}$
  - $R_{DS,\,\text{ON}}$ plays a role to limit the power dissipation in the device. The higher the $R_{DS,\,\text{ON}}$ for a given load current, the higher is the power dissipation. Higher losses lead to the increase in $T_{J}$ of the MOSFET.
  - Hence it is important to choose the right device with required $R_{DS,\,\text{ON}}$ to have optimal performance.
  - In the following sections, MOSFETs for thermal evaluation are chosen in such a way that their $R_{DS,\,\text{ON}}$ will keep power dissipation around 500 mW of losses.

**NCV68061 IDEAL DIODE CONTROLLER**

The combination of NCV68061 and an external N–Channel MOSFET replicates an ideal diode which acts like a perfect conductor when forward biased voltage (anode voltage is higher than cathode) is applied and like a perfect insulator when the reverse biased voltage (anode voltage is lower than cathode) is applied. The NCV68061 is a reverse polarity protection and ideal diode N–Channel MOSFET controller intended as a lower loss and lower forward voltage replacement for diodes.

The main function of the NCV68061 is to control the ON/OFF state of an external N–Channel MOSFET according to the source to drain differential voltage polarity. Depending on the drain pin connection the device can be configured in two different application modes. With the drain pin is connected to the load the application is in ideal diode mode, whereas with the drain pin connected to ground the NCV68061 is merely in reverse polarity protection mode. In both modes, the controller provides a typical gate voltage of 11.4 V to external N–Channel MOSFET. Hence in all the calculations of following sections, $R_{DS,\,\text{ON}}$ @ 10 V $V_{GS}$ has been used.

NCV68061 has undergone ISO 7637–2:2011 tests to demonstrate the robustness of the device to withstand voltage stress. The results are shown in the NCV68061 datasheet.

**Ideal Diode Application**

Figure 6 shows how the NCV68061 is used in the ideal diode configuration. In this configuration, the input voltage is not allowed to discharge the bulk capacitance $C_{bulk}$. This configuration has two modes:

- **Conduction Mode**: Prior to entering the conduction mode, the source voltage is lower than the drain voltage, and both the charge pump and the N–Channel MOSFET are disabled. As the source voltage becomes greater than the drain voltage, the forward current flows through the body diode of the N–Channel MOSFET. Once this forward voltage drop exceeds the source to drain gate charge voltage threshold level (typ. 140 mV), the charge pump is turned ON and the N–Channel MOSFET becomes fully conductive.

- **Reverse Current Blocking Mode**: When the source voltage becomes less than the drain voltage, reverse current initially flows through the conductive channel of the N–Channel MOSFET. This current creates a voltage drop across the conductive channel of the N–Channel MOSFET which is proportional to its $R_{DS,\,\text{ON}}$. When this voltage drops below the source to drain gate discharge voltage threshold (typ. –10 mV), the charge pump is disabled, and the external N–Channel MOSFET is turned OFF by an internal P–Channel MOSFET of the controller.
Reverse Polarity Protection

By connecting the drain pin to the GND potential, as shown in Figure 7, the NCV68061 does not allow a falling input voltage to discharge the output below GND potential but does allow the output to follow any positive input voltage above the under-voltage lockout (UVLO) threshold. This means that the bulk capacitance $C_{bulk}$ will be discharged by a falling input voltage.

When the source voltage is above the UVLO threshold (typ. 3.3 V), the source/drain and UVLO comparators enable the charge pump to provide gate-source voltage to the external N-Channel MOSFET, which is fully conductive. When the source voltage is below the UVLO threshold (typ. 3.2 V), the charge pump and the N-Channel MOSFET are disabled, and any load current flows through the body diode of the N-Channel MOSFET.

TEST SETUP

A dedicated test board for NCV68061 is used to determine the power dissipation and thermal performance of the various MOSFETs in $3 \times 3$ and $5 \times 6$ packages with different $R_{DS,ON}$ to help to understand the MOSFET selection for the ideal diode controller considering various load currents.

Schematic

Figure 8 shows the schematic of the test board. It is designed in such a way that MOSFETs in SO-8FL/LFPAK4 and $\mu$8FL/LFPAK33 can be tested. Each MOSFET circuit has a jumper to enable/disable the NCV68061 to make sure that only one controller is active at a time. A 3.3 V LDO NCV4294 is used to supply the enable pin EN of the controller. The controller will control the N-Channel MOSFET to act like an ideal diode and also to block reverse current.

Figure 8. Schematic of NCV68061 Test Board
Layout

The board is a 4-layer printed circuit board (PCB). The input and output currents have been distributed across top, inner1 and inner2 layers. Distributing the current across several layers helps to reduce the losses and to have better thermal performance of the board. Inner2 layer has traces for gate signals and for enable signal. Bottom layer is fully dedicated for the GND plane.

Figure 9. Top Layer

Figure 10. Inner1 Layer

Figure 11. Inner2 Layer

Figure 12. Bottom Layer
THERMAL MEASUREMENTS

Table 3. MOSFETS UNDER EVALUATION

<table>
<thead>
<tr>
<th>Battery Current</th>
<th>Part Number</th>
<th>Package</th>
<th>Maximum $R_{DS,ON}$ @ 10 V $V_{GS}$ (mΩ)</th>
<th>Maximum Losses $P_D$ (mW)</th>
<th>$R_{JA}$ (°C/W)</th>
<th>$T_{CASE}$ (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 A</td>
<td>NVTFS5C478NLWFTAG</td>
<td>µ8FL</td>
<td>14.0</td>
<td>504.0</td>
<td>51.0</td>
<td>47.3</td>
</tr>
<tr>
<td></td>
<td>NVMFS5C468NLAF11G</td>
<td>SO−8FL</td>
<td>10.3</td>
<td>370.8</td>
<td>43.0</td>
<td>40.1</td>
</tr>
<tr>
<td>8 A</td>
<td>NVTFS5C466NLWFTAG</td>
<td>µ8FL</td>
<td>7.3</td>
<td>467.2</td>
<td>48.0</td>
<td>47.4</td>
</tr>
<tr>
<td></td>
<td>NVMFS5C466NLWFT1G</td>
<td>SO−8FL</td>
<td>7.3</td>
<td>467.2</td>
<td>43.0</td>
<td>45.3</td>
</tr>
<tr>
<td>10 A</td>
<td>NVTYS005N04CLTWG</td>
<td>LFPAK8</td>
<td>4.8</td>
<td>480.0</td>
<td>47.7</td>
<td>52.8</td>
</tr>
<tr>
<td></td>
<td>NVMYS4D6N04CLTWG</td>
<td>LFPAK4</td>
<td>4.5</td>
<td>450.0</td>
<td>40.0</td>
<td>47.5</td>
</tr>
</tbody>
</table>

Table 3 shows the N–Channel MOSFETs used for thermal evaluation. MOSFETs with various $R_{DS,ON}$ are chosen to limit the power dissipation to be around 500 mW. Measurements of the MOSFETs top case temperature are made at 24°C ambient temperature to evaluate the thermal performance of the MOSFETs with different output currents (6 A, 8 A and 10 A). MOSFETs in SO−8FL/LFPAK4 (5 × 6) and µ8FL/LFPAK8 (3 × 3) are used for evaluation. Two measurements are made for each load current, one with 5 × 6 and another with 3 × 3 package.
With the measured top case temperature from thermal measurements and calculated power dissipation, the junction temperature $T_J$ can be calculated using equation 1.

$$T_J = T_{CASE} + P_D \times R_{JT}$$  \hspace{1cm} (eq. 1)

The value of $R_{JT}$ is not fixed, it depends on thermal boundary conditions such as PCB layout, cooling system of the MOSFET (like exposed pad) and other parameters, therefore it is not provided in the datasheet. $R_{JT}$ is a small number with $< 1°C/W$, as most of the heat will flow from junction to the PCB via the exposed pad on the bottom side of the package. Therefore, not much heat flows from the junction to the top of the MOSFET and one can assume that the temperature difference between $T_J$ and $T_{CASE}$ is not significant. For the sake of the application note, the assumption is that $R_{JT}$ is $1°C/W$ to determine $T_J$.

NOTE: $1°C/W$ is a very conservative assumption for $3 \times 3$ and $5 \times 6$ packages. Other packages will have a different thermal resistance.
Estimation of the Junction Temperature $T_J$

In the following section, the measured $T_{CASE}$ and actual power dissipation in the MOSFET are used to calculate $T_J$. In the next step, a theoretical calculation based on specifications of the datasheets is done and the result is compared to the calculations made using measured data to see if both theoretical and practical calculations of $T_J$ are matching. All calculations consider MOSFET NVTFS5C478NLWFTAG in μSFL (3 × 3) package.

Estimation for $T_J$ Using Measured $T_{CASE}$

The below calculations are done to estimate $T_J$ using values obtained from measurements.

- Load current $I_{LOAD} = I_D = 6.0$ A
- Input voltage $V_{in} = 12.0$ V
- Temperature of top case $T_{CASE} = 47.3°C$ (obtained from the thermal measurement)
- $\text{Max. on--resistance } R_{\text{DS,ON}} @ 10.0$ V $V_{GS} = 14.0$ mΩ
- $R_{\text{JT}} = 1.0°C/W$ (assumption for 3 × 3 and 5 × 6 packages)

\[ P_D = I_D^2 \times R_{\text{DS,ON}} \]
\[ P_D = (6.0 \text{ A})^2 \times 14.0 \text{ mΩ} = 504.0 \text{ mW} \] (eq. 2)

Using Equation 1,
\[ T_J = 47.3°C + (504.0 \text{ mW} \times 1.0°C/W) = 47.8°C \]

Table 4. CALCULATED $T_J$ OF THE PROPOSED MOSFETS VS. LOAD CURRENT

<table>
<thead>
<tr>
<th>Battery Current</th>
<th>Part Number</th>
<th>Package</th>
<th>Maximum $R_{\text{DS,ON}} @ 10$ V $V_{GS}$ (mΩ)</th>
<th>Maximum Losses $P_D$ (mW)</th>
<th>$R_{\text{JJA}}$ (°C/W)</th>
<th>Measured $T_{CASE}$ (°C)</th>
<th>Estimated @ 24°C Ambient Based on Measurement</th>
<th>Calculated Theoretical Value</th>
<th>$\Delta T_J$ Between Theoretical and Scaled Up Value</th>
<th>Estimated $T_J$ Headroom from Maximum 175°C Based on Measurement (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 A</td>
<td>NVTFS5C478NLWFTAG</td>
<td>μSFL</td>
<td>14.0</td>
<td>504.0</td>
<td>51.0</td>
<td>47.3</td>
<td>47.8</td>
<td>49.5</td>
<td>−1.7</td>
<td>127.2</td>
</tr>
<tr>
<td></td>
<td>NVMFS5C468NLAFT1G</td>
<td>SO-8FL</td>
<td>10.3</td>
<td>370.8</td>
<td>43.0</td>
<td>40.1</td>
<td>40.4</td>
<td>45.5</td>
<td>−5.1</td>
<td>134.6</td>
</tr>
<tr>
<td>8 A</td>
<td>NVTFS5C466NLWFTAG</td>
<td>μSFL</td>
<td>7.3</td>
<td>467.2</td>
<td>48.0</td>
<td>47.4</td>
<td>47.8</td>
<td>48.0</td>
<td>+0.2</td>
<td>127.2</td>
</tr>
<tr>
<td></td>
<td>NVMFS5C466NLWFT1G</td>
<td>SO-8FL</td>
<td>7.3</td>
<td>467.2</td>
<td>43.0</td>
<td>45.3</td>
<td>45.7</td>
<td>45.5</td>
<td>+0.2</td>
<td>129.3</td>
</tr>
<tr>
<td>10 A</td>
<td>NVTYS005N04CLTWG</td>
<td>LPPAK8</td>
<td>4.8</td>
<td>480.0</td>
<td>47.7</td>
<td>52.8</td>
<td>53.2</td>
<td>47.8</td>
<td>+5.4</td>
<td>121.8</td>
</tr>
<tr>
<td></td>
<td>NVMY45IDN04CLTWG</td>
<td>LPPAK4</td>
<td>4.5</td>
<td>450.0</td>
<td>40.0</td>
<td>47.5</td>
<td>47.9</td>
<td>44.0</td>
<td>+3.9</td>
<td>127.1</td>
</tr>
</tbody>
</table>

- At 6 A load current there is approximately 5.8 % higher head room for $T_J$ with 5 × 6 than 3 × 3 package.
- At 8 A load, approximately 1.6 % higher head room with 5 × 6 than 3 × 3. Both the devices are having the same die in different packages, therefore there is not much difference between $T_J$’s is seen.
- At 10 A, approximately 4.3 % higher head room with 5 x 6 than with 3 x 3.
- Likewise, the difference in theoretical and estimated $T_J$ is not significant except around 5.4°C difference for one of the 10 A MOSFETs. This shows that the $R_{\text{JJA}}$ in the datasheet is reliable for this specific test setup.

- Measurement of $R_{\text{JJA}}$ in the datasheet using 2 oz. copper pad with larger area board seems unrealistic from real application point of view but looking at the minor difference in $T_J$ as estimated above shows that $R_{\text{JJA}}$ matched quite well with 4--layer test board optimized for thermal dissipation.
- The results show that due to the larger package (5 × 6) the heat is getting dissipated efficiently and being distributed across the whole device hence there is better head room. Larger packaged devices are suitable for higher load current application from thermal point of view as well as for applications with higher ambient temperature.
Estimation of the Maximum Ambient Temperature $T_A$

The previous calculations show that $R_{JA}$ of the datasheet matches quite well with the NCV68061 test board. Therefore, the maximum ambient temperature above which the MOSFET cannot be operated can be calculated.

Figure 20 shows the variation of $R_{DS,ON}$ in relation to $T_J$ for NVTFS5C478NLWFTAG. At 175°C junction temperature, the maximum $R_{DS,ON}$ is around 1.85 times higher compared to 25°C junction temperature. This results in a maximum $R_{DS,ON}$ of $1.85 \times 14 \text{ m\(\Omega\)} = ~25.9 \text{ m\(\Omega\)}$.

The power dissipation at 175°C junction temperature and 6 A load current is as follows:

$$P_D = (6.0\text{A})^2 \times 25.9\text{ m\(\Omega\)} = 932.4\text{ mW}$$

With $R_{JA} = 51.0\text{C/W}$, the temperature difference between junction and ambient can be calculated:

$$\Delta T = 51.0\text{C/W} \times 932.4\text{ mW} = 47.5\text{°C}$$

$$\text{Maximum } T_A = T_J - \Delta T$$

$$\text{Maximum } T_A = 175.0\text{°C} - 47.5\text{°C} = 127.5\text{°C}$$

(eq. 5)

From the above example, the MOSFET can be operated at maximum ambient temperature of 127.5°C. If the ambient temperature goes above the calculated value, then it would mean that the $T_J$ has reached over 175°C.

The silicon of the MOSFET itself can be operated at above 175°C, but due to the limitation of package mold compound and to ensure reliability over long-term operation, the MOSFET datasheet states that maximum $T_J$ to be 175°C. Temperature above maximum $T_J$ would lead to unguaranteed behavior of the device, and it also means that device is operating out of specification.

Table 5 shows the estimated maximum ambient temperature for various MOSFETs, considering different load currents and a junction temperature of 175°C.

---

**Table 5. ESTIMATED MAXIMUM TAMB**

<table>
<thead>
<tr>
<th>Battery Current</th>
<th>Part Number</th>
<th>Package</th>
<th>$R_{DS, ON}$ @ 10 V</th>
<th>Maximum Losses $P_D$ (mW)</th>
<th>$R_{JA}$ (°C/W)</th>
<th>Estimated Maximum TAMB (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 A</td>
<td>NVTFS5C478NLWFTAG</td>
<td>µBFL</td>
<td>25.9</td>
<td>932.4</td>
<td>51.0</td>
<td>127.5</td>
</tr>
<tr>
<td></td>
<td>NVMFSSC468NLAF1G</td>
<td>SO–8FL</td>
<td>19.6</td>
<td>705.6</td>
<td>43.0</td>
<td>144.6</td>
</tr>
<tr>
<td>8 A</td>
<td>NVTFS5C466NLWFTAG</td>
<td>µBFL</td>
<td>14.4</td>
<td>921.6</td>
<td>48.0</td>
<td>130.7</td>
</tr>
<tr>
<td></td>
<td>NVMFSSC466NLWFT1G</td>
<td>SO–8FL</td>
<td>13.2</td>
<td>844.8</td>
<td>43.0</td>
<td>138.6</td>
</tr>
<tr>
<td>10 A</td>
<td>NVTYS005N04CLTWG</td>
<td>LFPACK</td>
<td>8.8</td>
<td>880.0</td>
<td>47.7</td>
<td>133.0</td>
</tr>
<tr>
<td></td>
<td>NVMYS4D6N04CLTWG</td>
<td>LFPACK4</td>
<td>8.3</td>
<td>830.0</td>
<td>40.0</td>
<td>141.8</td>
</tr>
</tbody>
</table>

---

**CONCLUSION**

Reverse polarity protection circuits are one of the core building blocks of any ECU in a vehicle. In this application note several reverse polarity protection techniques are discussed including diodes, P–Channel MOSFET and N–Channel MOSFET. A comparison between all the techniques is presented highlighting advantages and disadvantages of each technique. Moreover, a MOSFET selection guide is given to support the MOSFET selection process, including a list of recommended devices. Thermal measurements with load currents from 6 A to 10 A show that 5 × 6 packages perform well from thermal point of view, due to the larger package and bigger die, $R_{DS,ON}$ will be reduced and power losses are lesser than 3 × 3 package. Additionally, a larger die helps to dissipate the heat better than with a smaller die. With that said, table 3 shows that the difference in margin for maximum $T_J$ between 5 × 6 and 3 × 3 is not significant. Depending upon the application needs and cooling system used either 5 × 6 or 3 × 3 packaged MOSFETs can be used.

Without significant difference between the theoretically calculated and practically estimated junction temperature $T_J$, $R_{JA}$ given in the datasheet is a realistic value to perform thermal analysis in the real applications. $R_{JA}$ helps to calculate the maximum ambient temperature at which the MOSFET can be operated using the calculations shown in the document earlier.