ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

AND8254/D

Avalanche TVS Diode SPICE Macro-Models

Introduction

SPICE macro-models provide an accurate simulation of a TVS avalanche diode's current versus voltage characteristics. These models can be used to analyze and optimize the performance of surge protection circuits. TVS macro-models are created by combining standard SPICE devices into a sub-circuit.

Data Sheet Specifications

The first item required to analyze the TVS macro-models is to review the device specifications listed on the data sheet. Figure 1 provides the current and voltage definitions of a unidirectional avalanche TVS diode.



ON Semiconductor®

www.onsemi.com

APPLICATION NOTE




Figure 1. Definition of the Current and Voltage Data Sheet Specifications

Other important data sheet specifications include the capacitance and peak power rating. The capacitance of the diode is typically specified at a bias voltage of 0 Vdc, with an AC signal of 50 mV at 1.0 MHz. The power rating is typically defined for a small package with the $8 \times 20 \,\mu s$ (rise time \times pulse duration), while the $10 \times 1000 \,\mu s$ surge pulse is often used for defining devices in large packages. The peak energy in Watts is measured by multiplying the surge current (I_{PP}) and clamping voltage (V_C) waveforms together.

Macro-Model Sub-Circuit

The TVS diode's macro-models are created by combining standard SPICE devices into a sub-circuit. Figure 2 shows a schematic of the macro-model. Appendix I provides the PSPICE netlist's of the 1SMB28A and NUP2105 macro-models. The TVS macro-model is based on the Zener diode model documented in references [3] and [4]. References [1] and [2] provide alternative TVS diode SPICE models.




Figure 2. TVS Avalanche Diode SPICE Macro-Model

Forward Region

Diode D_1 is the key component when voltage V_D is greater than zero. The TVS diode's forward bias characteristics are controlled by D_1 's saturation current (IS), emission coefficient (N) and series resistance (RS) variables. The current equations for the forward bias region are listed below.

$$I_{D} = I_{F} + I_{L} + I_{R}$$
$$= I_{F_{D}1} + \frac{V_{D}}{R_{L}} + I_{S_{D}2}$$

$$I_{L} \& I_{R} << I_{F}$$
$$\therefore I_{D} \cong I_{F_D1} \cong I_{S_D1} \left[e^{\wedge} \left(\frac{V_{D1}}{\eta V_{T}} \right) - 1 \right] \cong I_{S_D1} \left[e^{\wedge} \left(\frac{V_{D1}}{\eta V_{T}} \right) \right]$$

Where:

$$V_{T} = \frac{kT}{q} \cong 26 \text{ mV} @25^{\circ}\text{C}$$

k = Boltzmann's constant

- $= 1.38 \times 10^{-23}$ joules/5K
- q = Electronic charge

= 1.6×10^{-19} coulombs

T = Absolute temperature (Kelvin)

Leakage Region

The leakage or reverse bias region is defined when voltage V_D is between 0 V and the breakdown voltage (V_{BR}) . Currents I_F and I_R are small in comparison to I_L because diodes D_1 and D_2 are reverse biased; thus, the leakage current can be approximated by V_D/R_L .

$$I_{D} = I_{F} + I_{L} + I_{R}$$
$$= I_{S_{D}1} + \frac{V_{D}}{R_{L}} + I_{S_{D}2}$$
$$I_{F} \& I_{R} < < I_{L}$$
$$\therefore I_{D} \cong \frac{V_{D}}{R_{I}}$$

Breakdown Region

The breakdown region is modeled by EV_1 , D_2 and R_Z . Current flows through this path when the voltage exceeds EV_1 plus the forward voltage of D_2 . Breakdown voltage V_{BR} is specified at test current I_T and is equal to the product of I_{BV} and R_{BV} . D_3 is used to compensating for the voltage drop of D_2 . The clamping voltage (V_C), specified at current I_{PP} , is equal to the sum of the voltages of EV_1 , R_Z and D_2 as shown below.

$$I_{D} \cong I_{S} \left[e^{\wedge} \left(\frac{V_{D}}{\eta V_{T}} \right) \right] \quad \therefore V_{D} \cong \eta V_{T} \left[In \left(\frac{I_{D}}{I_{S}} \right) \right]$$

$$\begin{split} V_{C} @ I_{PP} &= V_{EV1} + V_{D2} + V_{RZ} \\ &= \left[V_{BR} - \eta_{3} V_{T} \ln \left(\frac{I_{T}}{I_{S3}} \right) \right] + \eta_{2} V_{T} \ln \left(\frac{I_{PP}}{I_{S2}} \right) \\ &+ (I_{PP} R_{Z}) \\ V_{EV1} &= V_{BR} = V_{D} @ I_{T} = I_{BV} R_{BV} \end{split}$$

Impedance Characteristics

The TVS diode impedance consists of an inductive, capacitive and resistive term. Modeling the inductance ensures that the magnitude of the overshoot pulse due to the inductance (V = L ($\Delta I/\Delta t$)) of the IC package is simulated. Matching the capacitance helps to predict the shape of the clamped waveform. Including an accurate resistance term is important to predict the power capability of the device.

AC Model

The impedance of a TVS diode can be measured using a network analyzer. The real and imaginary portions of the measured impedance are then used to provide an equivalent small signal or AC model. The AC model consists of a resistor (R_S), inductor (L_S) and capacitor (C_S) connected in series. R_S is equal to the real portion of the complex impedance and is measured at the resonant frequency (f_R). At f_R , the impedance is purely resistive because the impedance of L_S and C_S are equal in magnitude but opposite in polarity. C_S is typically obtained by measuring the capacitance at 1.0 MHz. L_S is obtained from the resonant frequency, which corresponds to the minimum impedance. Table 1 shows how the AC model impedance terms are integrated into the SPICE macro-model. The design equations for the AC model are listed below.

$$Z_{R} = R; \quad Z_{C} = \frac{-j}{\omega C}; \quad Z_{L} = \omega L; \quad \omega = 2\pi f$$

$$Z = R_{eqv.} + jX_{eqv.}$$

$$Z = \sqrt{R_{eqv.}^{2} + X_{eqv.}^{2}}$$

$$= \sqrt{R_{S}^{2} + \left(2\pi f L_{S} - \frac{1}{2\pi f C_{S}}\right)^{2}}$$

$$@ f_{R} |Z_{L}| = |Z_{C}|$$

$$= R_{S} \Rightarrow @ f_{R}; \quad Z = Z_{Min.} = R_{S}$$

$$C_{S} \Rightarrow @ 1 MHz \quad Z_{CS} >> ZsubLS \quad \therefore C_{S} \approx \frac{1}{2\pi f Z}$$

$$L_{S} \Rightarrow f_{R} = \frac{1}{2\pi \sqrt{L_{S}C_{S}}} \quad \therefore L_{S} = \frac{1}{4\pi^{2} f_{R}^{2}C_{S}}$$

Table 1. CORRELATION OF THE AC AND MACRO-MODEL COMPONENTS

AC Model Component	Equivalent Macro-Model Component	Comments
R _S	$R_Z + D_{2_RS}$	• Typically $D_{2_RS} = 0$; thus, $R_S = R_Z$ • $R_Z \propto \text{ clamping voltage V}_C$ • $R_Z \propto 1/\text{power rating}$
L _S	L	 L produces a short overshoot pulse due to V = L (ΔI/Δt)
C _S	D _{1_CJ0}	 D_{1_CJ0} is specified at a 0 V and decreases as the reverse bias voltage increases

Measured Test versus AC Model Impedance Data

Figures 3 and 4 show the impedance of the 1SMB28A and NUP2105. A TVS diode's impedance is a function of the bias voltage, as shown in Figure 3. Also, the capacitance decreases if the DC bias voltage increases, which produces a higher resonant frequency (f_R). A TVS diode can be

modeled as a capacitor at relatively low frequencies; however, the inductance of the IC package must be included as the frequency approaches the resonant frequency. Table 2 provides a summary of the measured impedance and the AC model parameters for the 1SMB28A and NUP2105.




Figure 3. Impedance Characteristic of the 1SMB28A Unidirectional TVS Diode




Figure 4. Impedance Characteristic of the NUP2105 Bidirectional TVS Diode

Resistance

The real or resistive portion of the impedance is modeled by R_S in the AC model and R_Z in the SPICE model. Resistance is a key factor in determining the power rating of the device and is a function of the method used to attach the IC package leads to the silicon die. The relatively large pad size of a SMB lead produces a large contact area at the lead-to-silicon connection that reduces the resistance. In addition, the large lead size of the SMB lowers the thermal resistance and increases the amount of thermal energy that can be dissipated through the leads onto the mounting pads of the PCB. In comparison, a SOT–23's lead-to-silicon connection has a relatively high resistance compared to a SMB device. The high energy of a surge pulse can increase the TVS diode's junction temperature to a value that can be an order of magnitude larger than the ambient temperature. TVS diodes are designed to withstand high junction temperatures; however, the breakdown voltage (V_{BR}) and resistance are increased to a value higher than their nominal values. One option to simulate a high die temperature is to increase the macro-model's R_Z value so that the simulated clamping voltage matches the bench test value at a specific pulse, such as either the $8 \times 20 \ \mu s$ or $10 \times 1000 \ \mu s$ surge tests. Increasing R_Z raises the simulated minimum impedance ($Z_{Min.}$) as shown in Figure 5, but does not change the resonant frequency.




Figure 5. The Increase in the 1SMA28A's Junction Temperature Produced by a High Energy Surge Pulse can be Modeled by Increasing the Magnitude of R_Z from the Nominal Value of 0.1 to 0.65 Ω

Capacitance and Inductance

The capacitance (C_S) and inductance (L_S) form the imaginary or reactance portion of the TVS diode's impedance. The capacitance is proportional to the size of the silicon junction area. The SMB device houses a larger die than a SOT-23; thus, a SMB device will typically have a lower resonant frequency than a SOT-23 device. In addition, a bidirectional diode has a capacitance that is equal

to half of the capacitance of an equivalent unidirectional device. Bidirectional diodes are created from two series connected unidirectional diodes; thus, the capacitance is lower than a unidirectional device. The inductance term is produced by the bonding connection between the package lead and the silicon die. The magnitude of L_S is similar for the 1SMB28A and NUP2105 TVS diodes.

Table 2. THE SMALL RS AND LARGE CS TERMS OF THE 1SMB28A ACCOUNT FOR THE DEVICES HIGH POWERRATING. THE SMALL CAPACITANCE OF THE NUP2105 RESULTS IN A HIGH RESONANT FREQUENCY

	Package and Schematic	Power Rating	f _R	Bias Voltage	$\begin{array}{c c} & AC \text{ Model} \\ & R_S & L_S & C_S \\ & \circ & & & & & & & \\ \hline & \circ & & & & & & & & \\ \hline & & & & & & & & & &$		
Part Number			(MHz)		R _S (Ω)	L _S (nH)	C _S (pF)
1SMB28A	SMB	600 W (10 × 1000 μs)	146	0 Vdc	0.12	2.44	486
			276	28 Vdc	0.14	2.44	137
NUP2105	SOT-23	350 W (8 × 20 μs)	616	0 Vdc	1.28	2.48	26.4

Simulation Test Results

The clamping performance of the 1SMB28A TVS diode for the 10 \times 1000 µs surge test is shown in Figure 6. The SPICE simulation used a R_Z value of 0.65 Ω , instead of the 0.1 Ω resistance measured with the network analyzer. The larger resistance results in an accurate clamping voltage (V_C) for high energy surges, but will simulate a V_C that is larger than a bench measurement for relatively low energy pulses. Future enhancements of the macro-model will include the integration of a thermal model to simulate the increase in the TVS device's junction temperature due to self heating.




Figure 6. SPICE Predicts a Maximum Clamping Voltage of 42.5 V if R_Z is equal to 0.65 Ω . The Bench Test Value is 42.4 V

Figure 7 shows the clamping performance of the NUP2105 TVS diode for the $8 \times 20 \,\mu s$ surge test. The macro-model used a R_Z value of 1.28 Ω that was determined

from the AC model. The simulated V_C is relatively close to the measured value because of the shorter duration of the $8 \times 20 \,\mu s$ surge in comparison with the $10 \times 1000 \,\mu s$ pulse.




Figure 7. SPICE Predicts a Maximum Clamping Voltage of 39.2 V. The Bench Test Measured Value is 40.8 V

SPICE Limitations

Macro-models provide an accurate SPICE representation of the TVS avalanche diode's current and voltage characteristics for most applications. SPICE serves as a powerful design tool to analyze surge suppression circuits; however, simulation should not be used as a replacement for hardware development tests. A summary of the limitations of the macro-models is shown in Table 3.

Region	Key Design Parameter	Limitation
Forward	Forward Voltage (V _F)	 V_F is typically specified as a maximum value at a single current point in the data sheet The accuracy is enhanced if two typical test points are used
Leakage	Leakage Current (I _L)	 I_L is modeled as a linear function of the bias voltage Measured I_L data varies as an exponential function of the bias voltage
Breakdown	Clamping Voltage (V _C)	 ΔV_C due to self heating is not modeled Overcurrent failures are not modeled

Table 3. SIMULATION LIMITS OF TVS DIODE MACRO-MODELS

AND8254/D

References

- [1] Bley, M., Filho, M. and Raizer, A., Modeling Transient Discharge Suppressors", *IEEE Potentials*, August/September 2004.
- [2] Hageman, S., "Model Transient Voltage Suppression Diodes", *MicroSim Application Notes*, 1997.
- [3] Lepkowski, J., "AND8250 Zener Macro-Models Provide Accurate SPICE Simulations", ON Semiconductor, 2005.

[4] Wong, S.; Hu, C. and Chan, S., "SPICE Macro-Model for the Simulation of Zener Diode Current-Voltage Characteristics", *International Journal of Electronics, Volume 71, No. 24*, August, 1991.

APPENDIX I: MACRO-MODEL SPICE NETLISTS

* ISMB28A PSPICE macro-model * Un-directional TVS avalanche diode, SMB package, V _{BR} = 32.75 V * Anode Cathode SUBCKT SMB28A 7 1 * Forward Region * D1'S CIO term models the capacitance D1 21 MDD1 MODEL MDD1 D1 S = 1.83708c-14 N = 1 XT1 = 1 RS = 0.2 + CIO = 486c-12 TT = 5c-10 * Leakage Region * R. models leakage current (t_1) * MDR densle stakage current (t_1) * MDR densle stakage current (t_1) * MDR densle stakage current (t_1) * ALC and the AL/AV slope * Reverse Breakdown Region * Reverse Breakdown Region * Reverse Breakdown Region * Reverse Breakdown Region * The small signal impedance is cqual to 0.1 Ω * A RZ value of 0.65 Q matches the clamping voltage at max. current * Increasing RZ models the self-heating from the energy of a surge event RZ 2.3 0.65 7 D2 43 MDD2 MODEL MDD2 D1 S = 2.5c-15 N = 0.5 * Breakdown Voltage (V_{BR}) = $I_{BV} \times R_{BV}$ FVI 14 68 1 BV 06 0.001 * A Loudes the leat-to-silicon connection package inductance * L models the leat-to-silicon connection package inductance * L	1SMB28A Macro-Model ************************************			
* Anode Cathode SUBCKT SMB28A 7 1 * Forward Region * D1's CIO term models the capacitance D1's CIO term models leakage current (T_1) * ALCAdes TO 1 = 0 TC 2 = 0 * ALCADES Code 1 and 1 an	* 1SMB28A PSPICE macro-model			
SUBCKT SMB28A 7 1 The converse of the capacitance D1's CIO term models the capacitance MODEL MDD1 D1's = 1.83708e-14 N = 1 XTI = 1 RS = 0.2 + CJO = 486e-12 TT = 5e-10 ** Leakage Region * RL models takage current (L) * MDR term, coef. model $\Delta I_1/\Delta T$ RL 1 2 MDR 75.64e-10 MODEL MDR RES TCI = 0 TC2 = 0 ** Reverse Breakdown Region * RZ models the $\Delta I/\Delta V$ slope * The small signal impedance is equal to 0.1 Ω * RZ models the $\Delta I/\Delta V$ slope * The small signal impedance is equal to 0.1 Ω * A RZ value of 0.65 QD matches the clamping voltage at max. current * Increasing RZ models the self-heating from the energy of a surge event RZ 2 3 0.65 D2 4 3 MDD2 MODEL MDD2 D1'S = 2.5e-15 N = 0.5 * Breakdown Voltage (VB) = $I_{BV} \times R_{BV}$ EV114 6 81 IBV 0 6 0.001 RBV 6 0 MDRBV RES TCI = 0.00098 D3 8 0 MDD2 TT 0 8 3.001 * L models the lead-to-silicon connection package inductance t 72 2.44e-9 * KNDPSU MDREV RES TCI = 0.00098 D3 8 0 MDD2 TT 0 8 3.001 * L models the lead-to-silicon connection package inductance t 72 2.24e-9 * KNDPSU MDREV RES TCI = 0.00098 D3 8 0 MDD2 TT 0 8 3.001 * L models the lead-to-silicon connection package inductance t 72 2.24e-9 * KNDPSU MAREVANDEN NUP2105 Macro-Model ON ON * NUP2105 Macro-Model ON * NUP2105 PSPICE macro-model * B-directional TVS Diodes S0 -23 Package * NUP2105 PSPICE macro-model * B-directional TVS avalanche diode, S0T-23 package, V _{BR} = 26.4 V * Model simulates 1 of the 21.10 Ines				
* Forward Region * D's CIO term models the capacitance D1 2 1 MDD1 MODEL MDD1 D IS 1.83708e-14 N = 1 XTI = 1 RS = 0.2 + CIO = 486e-12 TT = 5e-10 ** Lackage Region * RL models leakage current (I) * MDR themp, coef, model $\Delta I_L / \Delta T$ RL 12 MDR 5.64e-06 MODEL MDR 5.64e-06 MODEL MDR SES TCI = 0 TC2 = 0 ** Reverse Breakdown Region * RE models the $\Delta I / \Delta V$ stope * The small signal impedance is equal to 0.1 Ω * A RZ value of 0.65 Ω matches the clamping voltage at max, current * Increasing RZ models the self-heating from the energy of a surge event RZ 2 3 0.65 D2 4 3 MDD2 MODEL MDD2 D IS = 2.5e-15 N = 0.5 * Breakdown Voltage (V _{BR}) = I _{BV} × R _{BV} FV1114 6 81 BV 0 6 0.001 REV 6 0 MDRBV 3270 * MDRBV temp, coef, model $\Delta V_{BR} / \Delta T$ MODEL MDR2 D IS = 2.5e-15 N = 0.5 * Dreakdown Voltage (V _{BR}) = I _{BV} × R _{BV} FV114 6 81 BV 0 6 0.001 REV 6 0 MDRBV 3270 * MDRBV temp, coef, model $\Delta V_{BR} / \Delta T$ MODEL MDR2 D IS = 2.5e-15 N = 0.5 * Dreakdown Voltage (V _{BR}) = I _{BV} × R _{BV} FV114 6 81 BV 0 6 0.001 REV 6 0 MDRBV 3270 * MDRBV temp, coef, model $\Delta V_{BR} / \Delta T$ MODEL MDR2 D IS = 2.5e-15 N = 0.5 * Dreakdown Voltage (V _{BR}) = I _{BV} × R _{BV} FV114 6 81 BV 0 6 0.001 REV 6 0 MDRBV 3270 * MDREV temp, coef, model $\Delta V_{BR} / \Delta T$ MODEL MDR2 D IS = 2.5e-15 N = 0.5 * Dreakdown Voltage (V _{BR}) = I _{BV} × R _{BV} FV114 6 81 BV 0 6 0.001 * MDREV temp, coef, model $\Delta V_{BR} / \Delta T$ MUP2105 SMB28A ** ** NUP2105 SMB28A ** ** NUP2105 SPEPCE macro-model * NUP2105 SPEPCE macro-model * OUP2105 PSPCE macro-model * OUP2105 PSPCE macro-model * MUP2105 PSPCE m	Anoue Canoue			
* D1's CIO term models the capacitance D1 2 1 MDDI MODEL MDD1 D IS = 1.83708e-14 N = 1 XTI = 1 RS = 0.2 + (20 = 486e-12 TT = 5e-10 * Leakage Region * Leakage Region * RL models leakage current (IL) * MDR term, coet. model $\Delta I_1 / \Delta T$ RL 1 2 MDR 5.64e+06 MODEL MDR RES TCI = 0 TC2 = 0 * Reverse Breakdown Region * Reverse Breakdown Region * A RZ value of 0.65 Ω matches the clamping voltage at max. current * The small signal impedance is equal to 0.1 Ω * A RZ value of 0.65 Ω matches the clamping voltage at max. current * Increasing RZ models the self-heating from the energy of a surge event RZ 2 3 0.65 22 4 3 MDD2 MODEL MDD2 D IS = 2.5e-15 N = 0.5 * Breakdown Voltage (V _{BR}) = I _{BV} × R _{BV} EV11 4 6 8 1 IBV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. ceef. model $\Delta V_{BR} / \Delta T$ MODEL MDRBV RES TCI = 0.00098 D3 8 0 MDD2 TO 8 0.001 * L models the lead-to-silicon connection package inductance L722.244e-9 * ENDS SMB28A ** ENDS				
* RL models leakage current (Γ_L) * MDR temp. coef. model $\Delta I_L/\Delta T$ RL 1 2 MDR 5.64e+06 MODEL. MDR RES TCI = 0 TC2 = 0 * Reverse Breakdown Region * RZ models the $\Delta I/\Delta V$ slope * The small signal impedance is equal to 0.1 Ω * A RZ value of 0.65 Ω matches the clamping voltage at max. current * Increasing RZ models the self-heating from the energy of a surge event RZ 2 3 0.65 Z 4 3 MDD2 MODEL. MDD2 D IS = 2.5e-15 N = 0.5 * Breakdown Voltage (V_{BR}) = $I_{BV} \times R_{BV}$ EVI 1 4 6 8 1 IBV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$ MODEL. MDR2B V 23750 * MDR2W TES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 ** L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A ************************************	 * D1's CJO term models the capacitance D1 2 1 MDD1 .MODEL MDD1 D IS = 1.83708e-14 N = 1 XTI = 1 RS = 0.2 + CJO = 486e-12 TT = 5e-10 ************************************			
* MDR temp. coef. model $\Delta I_L / \Delta T$ RL 1 2 MDR 5.64e-406 MODEL MDR RESTC1 = 0 TC2 = 0 * Reverse Breakdown Region * R2 models the $\Delta I / \Delta V$ slope * The small signal impedance is equal to 0.1 Ω * A RZ value of 0.65 Ω matches the clamping voltage at max. current * Increasing RZ models the self-heating from the energy of a surge event RZ 2 3 0.65 D2 4 3 MDD2 MODEL MDD2 D IS = 2.5e-15 N = 0.5 * Breakdown Voltage (V _{BR}) = I _{BV} × R _{BV} EV1 1 4 6 8 1 IBV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. coef. model $\Delta V_{BR} / \Delta T$ MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 72 2.44e-9 * ENDS SMB28A NUP2105 Macro-Model OUPLOF Macro-Model OUPL MDREV temp. Coef. model $\Delta V_{BR} / \Delta T$ NUP2105 Macro-Model OUPL MDRBV RES TC1 = 0.00098 D3 2 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 72 2.44e-9 * ENDS SMB28A NUP2105 macro-Model OUPL MDREV Emacro-model * NUP2105 PSPICE macro-model * NUP2105 PSPICE macro-model * NUP2105 PSPICE macro-model * Bi-directional TVS avalanche diode, SOT-23 package, V _{BR} = 26.4 V * Model simulates 1 of the 2 1/0 lines				
MODEL MDR RES TC1 = 0 TC2 = 0 ************************************	* MDR temp. coef. model $\Delta I_L / \Delta T$			
* Reverse Breakdown Region * RZ models the $\Delta I/\Delta V$ slope * The small signal impedance is equal to 0.1 Ω * A RZ value of 0.65 Ω matches the clamping voltage at max. current The reasing RZ models the self-heating from the energy of a surge event RZ 2 3 0.65 D2 4 3 MDD2 MDDEL MDDED IJS = 2.5e-15 N = 0.5 * Breadown Voltage (V _{BR}) = I _{BV} × R _{BV} EVI 1 4 6 8 1 IBV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. coef. model $\Delta V_{BK}/\Delta T$ MDREU MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDES SMB28A SUP2105 Macro-Model U U U U U U U U				
* RZ models the $\Delta I/\Delta V$ slope * The small signal impedance is equal to 0.1 Ω * A RZ value of 0.65 Ω matches the clamping voltage at max. current * Increasing RZ models the self-heating from the energy of a surge event RZ 2 3 0.65 D2 4 3 MDD2 MODEL MDD2 D IS = 2.5e-15 N = 0.5 * Breakdown Voltage (V _{BR}) = I _{BV} × R _{BV} EVI 1 4 6 8 1 BV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$ MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 ***********************************				
* The small signal impedance is equal to 0.1 Ω * A RZ value of 0.65 Ω matches the clamping voltage at max. current * Increasing RZ models the self-heating from the energy of a surge event RZ 2 3 0.65 D2 4 3 MDD2 MODEL MDD2 D IS = 2.5c-15 N = 0.5 * Breakdown Voltage (V _{BR}) = I _{BV} × R _{BV} EVI 1 4 6 8 1 IBV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$ MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A * NUP2105 Macro-Model $O_{DA} = O_{DA} = O_{DA}$				
* A RZ value of 0.65 Ω matches the clamping voltage at max. current * Increasing RZ models the self-heating from the energy of a surge event RZ 2 3 0.65 D2 4 3 MDD2 MODEL MDD2 D IS = 2.5e-15 N = 0.5 * Breakdown Voltage (V _{BR}) = I _{BV} × R _{BV} EV11 4 6 8 1 IBV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$ MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A ************************************				
RZ 2 3 0.65 D2 4 3 MDD2 .MODEL MDD2 D IS = 2.5e-15 N = 0.5 * Breakdown Voltage (V _{BR}) = I _{BV} × R _{BV} EVI 1 4 6 8 1 IBV 0 6 0.001 RBV 0 6 0.001 RBV 0 MDRBV 22750 * MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$.MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * .ENDS SMB28A 	* A RZ value of 0.65 Ω matches the clamping voltage at max. current			
D2 4 3 MDD2 MODEL MDD2 D IS = 2.5e-15 N = 0.5 * Breakdown Voltage (V _{BR}) = I _{BV} × R _{BV} EVI 14 4 6 81 IBV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$ MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A * NUP2105 Macro-Model GND UP2105 Dual Line Bi-directional TVS Diodes SOT-23 Package * NUP2105 PSPICE macro-model * NUP2105 The action of the 2 I/O lines				
* Breakdown Voltage $(V_{BR}) = I_{BV} \times R_{BV}$ EV1 1 4 6 8 1 IBV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$ MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A ************************************				
EV1 1 4 6 8 1 IBV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$ MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 ** L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A ************************************				
IBV 0 6 0.001 RBV 6 0 MDRBV 32750 * MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$ MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A NUP2105 Macro-Model GND UP2105 Macro-Model OUP2105 Macro-M				
* MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$ MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A NUP2105 Macro-Model $OP_{DA} OP_{DC} OP_{$				
MODEL MDRBV RES TC1 = 0.00098 D3 8 0 MDD2 IT 0 8 0.001 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A NUP2105 Macro-Model O_{DA} VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_1 VO_2 VO_2 VO_1 VO_2 VO_2 VO_1 VO_2 VO_2 VO_1 VO_2				
FUD 8 0.001 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A ************************************				
 * L models the lead-to-silicon connection package inductance L 7 2 2.44e-9 * ENDS SMB28A ************************************				
L 7 2 2.44e-9 * .ENDS SMB28A ************************************				
 * ENDS SMB28A ************************************	* L models the lead-to-silicon connection package inductance			
ENDS SMB28A NUP2105 Macro-Model Or an equation of the 2 I/O lines NUP2105 Dial Line Bi-directional TVS Diodes SOT-23 Package NUP2105 PSPICE macro-model Sotor-23 package, V _{BR} = 26.4 V Model simulates 1 of the 2 I/O lines				
<pre>************************************</pre>				
Image: Structure of the st				
NUP2105 Dual Line Bi-directional TVS Diodes NUP2105 Dual Line Bi-directional TVS Diodes SOT-23 Package ************************************				
 ************************************	D _B D _C NUP2105 Dual Line Bi-directional TVS Diodes SOT-23 Package			
 Bi-directional TVS avalanche diode, SOT–23 package, V_{BR} = 26.4 V Model simulates 1 of the 2 I/O lines 	**************************************			
* Model simulates 1 of the 2 I/O lines	Not 2105 I SI ICE macro-model			

AND8254/D

D_{A Cathode} D_{B Cathode} D_{A,B Common Anode} SUBCKT NUP2105 1 2 Bidirectional devices are formed from two uni-directional devices X1 HALFNUP2105 3 1 X2 3 2 HALFNUP2105 .ENDS NUP2105 ******** Model HALFNUP2105 represents one bi-directional pair of a dual device Anode Cathode .SUBCKT HALFNUP2105 7 Forward Region D1's CJO term models the capacitance D1 2 1 MDD1 .MODEL MDD1 D IS = 1.83708e-14 N = 1 XTI = 1 RS = 0.2 + CJO = 26.4e - 12 TT = 1e - 08Leakage Region RL models leakage current (IL) MDR temp. coef. model $\Delta I_I / \Delta T$ RL 1 2 MDR 4.32244e+08 .MODEL MDR RES TC1=0 TC2=0 Reverse Breakdown Region RZ models the $\Delta I/\Delta V$ slope RZ 2 3 1.28 D2 4 3 MDD2 .MODEL MDD2 D IS = 2.5e-15 N = 0.5Breakdown Voltage (V_{BR}) = $I_{BV} \times R_{BV}$ EV114681 IBV 0 6 0.001 RBV 6 0 MDRBV 26357.1 MDRBV temp. coef. model $\Delta V_{BR}/\Delta T$.MODEL MDRBV RES TC1 = 0.00096 D3 8 0 MDD2 IT 0 8 0.001 ********************** L models the lead-to-silicon connection package inductance L is distributed between two diodes for bi-directional diodes L 7 2 1.24e-9 .ENDS halfnup2105 *******

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent_Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products nerving. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor asyme any liability arising out of the applications or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor products are and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative