Synchronous Step-Down Controller Evaluation Board

Overview

The NCP5212A/NCP5212T is a synchronous step-down controller for high performance systems battery-power systems. The NCP5212A/NCP5212T includes a high efficiency PWM controller. A pin is provided to allow two devices in interleaved operation. An internal power good voltage monitor tracks the SMPS output. NCP5212A/NCP5212T also features soft-start sequence, UVLO for Vcc and switcher, over-voltage protection, over-current protection, under-voltage protection and thermal shutdown. The IC is packaged in QFN16.

  • Notebook Computers
  • Tablet Computers
  • System Power
  • 0.8% accuracy 0.8 V Reference
  • 4.5 V to 27 V Battery/Adapter Voltage Range
  • Adjustable Output Voltage Range: 0.8 V to 3.3 V
  • Synchronization Interleaving between Two NCP5212A/NCP5212Ts
  • Skip Mode for Power Saving Operation at Light Load
  • Lossless Inductor Current Sensing
  • Programmable Transient-Response-Enhancement (TRE) Control
  • Programmable Adaptive Voltage Positioning (AVP)
  • Input Supply Feedforward Control
  • Internal Soft-Start
  • Integrated Output Discharge (Soft-Stop)
  • Build-in Adaptive Gate Drivers
  • PGOOD Indication
  • Over-voltage, Under-voltage and Over-current Protections
  • Thermal Shutdown
  • These Devices are Pb-Free and are RoHS Compliant

Evaluation/Development Tools

Product

Type

Ref. Design

Status

Part Used

Reference Price

Synchronous Step-Down Controller Evaluation Board

Evaluation Board

No

Active

$90

Loading...

More Details

Show More

1-25 of 25

Products per page

Jump to :

Technical Documentation

Name / Description

Document Type

Modified date

NCP5212AGEVB_BOM_ROHS.PDF

0

Eval Board: BOM

178.18 KB

EN

Eval Board: BOM

December 13, 2010

More Details

NCP5212AGEVB_SCHEMATIC.PDF

0

Eval Board: Schematic

141.31 KB

EN

Eval Board: Schematic

December 13, 2010

More Details

NCP5212AGEVB_GERBERS.ZIP

0

Eval Board: Gerber

294.91 KB

EN

Eval Board: Gerber

December 13, 2010

More Details

NCP5212AGEVB_TEST_PROCEDURE.PDF

0

Eval Board: Test Procedure

108.54 KB

EN

Eval Board: Test Procedure

December 13, 2010

More Details

Show More