Didier Balocco
Senior Power FAE, ON Semiconductor

Didier received his Electronics Engineer diploma in the "École Nationale Supérieure d’Électronique et de RadioÉlectricité de Bordeaux", France in 1992 and his Ph. D. degree in Power Electronics form the University of Bordeaux in 1997.

In 1996, he joined AEG Power Solutions, formerly Alcatel Converters, as a research engineer for dc-dc and ac-dc converters design in a range of 1W to 1kW mainly for telecom equipment. He managed the research activities from 2000 to 2014. He published more than 10 papers on power electronics. He holds 1 patent. From 2011 to 2013, he worked 18 months on a 15 kW solar inverter module for a 150 kW cabinet in Dallas, Texas, USA.

His main interests during that period were switching mode power supply, converter stability and modeling, high power factor rectifiers.

He joined Fairchild Semiconductor in August 2014 as a Field Application Engineer supporting South of France, Spain and Portugal. In 2016, He is currently a Senior FAE for power application in France, Spain and Portugal.

Session Abstracts:
Control Loop Design and Easy Verification Method: This paper presents a simple methodology applied to measure and optimize the control loop of a switching system. After a brief introduction to control loop theory and stability criteria, the evaluation of such system is explained. The use of a PWM simulation model is shown in practice to predict loop stability, together with a quick overview of obtainable results. A straightforward method to implement control loop measurement on a real environment is presented, followed by an optimization method using standard calculation-tools.

Your request has been submitted for approval.
Please allow 2-5 business days for a response.
You will receive an email when your request is approved.
Request for this document already exists and is waiting for approval.