

Product Overview

MC10EP139: 3.3 V / 5.0 V ECL $\pm 2/4$, $\pm 4/5/6$ Divider

For complete documentation, see the data sheet.

The MC10/100EP139 is a low skew divide by $2/4$, divide by $4/5/6$ clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, LVPECL input signals. In addition, by using the V_{BB} output, a sinusoidal source can be AC coupled into the device. If a single-ended input is to be used, the V_{BB} output should be connected to the CLKbar input and bypassed to ground via a 0.01uF capacitor.

The common enable (ENbar) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon startup, the internal flip-flops will attain a random state; therefore, for systems which utilize multiple EP139s, the master reset (MR) input must be asserted to ensure synchronization. For systems which only use one EP139, the MR pin need not be exercised as the internal divider design ensures synchronization between the divide by $2/4$ and the divide by $4/5/6$ outputs of a single device. All V_{CC} and V_{EE} pins must be externally connected to power supply to guarantee proper operation.

The 100 Series contains temperature compensation.

Features

- Maximum Frequency >1.0 GHz Typical
- 50ps Output-to-Output Skew
- PECL Mode Operating Range: $V_{CC}=3.0\text{ V to }5.5\text{ V}$ with $V_{EE} = 0\text{ V}$
- NECL Mode Operating Range: $V_{CC} = 0\text{ V}$ with $V_{EE} = -3.0\text{ V to }-5.5\text{ V}$
- Open Input Default State
- Safety Clamp on Inputs
- Synchronous Enable/Disable
- Master Reset for Synchronization of Multiple Chips
- V_{BB} Output
- Pb-Free Packages are Available

For more features, see the data sheet

Applications

- Low-Clock Skew Generation

Part Electrical Specifications

Product	Compliance	Status	Type	Input Level	Output Level	V_{CC} Typ (V)	f_{Max} Typ (MHz)	t_{pd} Typ (ns)	t_R & t_F Max (ps)	Package Type
MC10EP139DTG	Pb-free	Active	Divider	CML	ECL	5	1000	0.75	250	TSSOP-20
	Halide free			ECL		3.3				
MC10EP139DTR2G	Pb-free	Active	Divider	CML	ECL	5	1000	0.75	250	TSSOP-20
	Halide free			ECL		3.3				

For more information please contact your local sales support at www.onsemi.com.

Created on: 1/23/2019