

Product Overview

MC10EL32: 5.0 V ECL $\div 2$ Divider

For complete documentation, see the data sheet.

The MC10EL/100EL32 is an integrated divide by 2 divider. The differential clock inputs and the V_{BB} allow a differential, single-ended or AC coupled interface to the device. If used, the V_{BB} output should be bypassed to ground with a 0.01 F capacitor. Also note that the V_{BB} is designed to be used as an input bias on the EL32 only, the V_{BB} output has limited current sink and source capability.

The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flop will attain a random state; the reset allows for the synchronization of multiple EL32's in a system.

The 100 Series contains temperature compensation.

Features

- 510ps Propagation Delay
 - 3.0GHz Toggle Frequency
 - ESD Protection: > 1 KV HBM, > 100 V MM
 - PECL Mode Operating Range: V_{CC} = 4.2 V to 5.7 V with V_{EE} = 0 V
 - NECL Mode Operating Range: V_{CC} = 0 V with V_{EE} = -4.2 V to -5.7 V
 - Internal Input Pulldown Resistors on CLK(s) and R.
 - Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
 - Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D
 - Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
 - Transistor Count = 82 devices
- For more features, see the data sheet

Applications

- Phase Lock Loops

Part Electrical Specifications

Product	Compliance	Status	Type	Input Level	Output Level	V_{CC} Typ (V)	f_{Max} Typ (MHz)	t_{pd} Typ (ns)	t_R & t_F Max (ps)	Package Type
MC10EL32DG	Pb-free Halide free	Active	Divider	ECL	ECL	5	3000	0.51	350	SOIC-8
MC10EL32DR2G	Pb-free Halide free	Active	Divider	ECL	ECL	5	3000	0.51	350	SOIC-8

For more information please contact your local sales support at www.onsemi.com.

Created on: 2/22/2019