2.5 V / 3.3 V 2:1:10 Differential ECL/PECL/HSTL Clock / Data Fanout Buffer

Favorite

Overview

The MC100LVEP111 is a low skew 2:1:10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or single-ended (if the VBB output is used). HSTL inputs can be used when the LVEP111 is operating under PECL conditions.

The LVEP111 specifically guarantees low output-to-output skew.Optimal design, layout, and processing minimize skew within a device and from device to device.

To ensure tightest skew, both sides of differential outputs identically terminate into 50 ohms even if only one side is being used. When fewer than all ten pairs are used, identically terminate all the output pairs on the same package side whether used or unused. If no outputs on a single side are used, then leave these outputs open (unterminated). This will maintain minimum output skew. Failure to do this will result in a 10-20 ps loss of skew margin (propagation delay) in the output(s) in use.

  • General purpose clock and data distribution for Networking, ATE and Computing
  • 85 ps Typical Device-to-Device Skew
  • 20 ps Typical Output-to-Output Skew
  • Jitter Less than 1 ps RMS
  • Additive RMS Phase Jitter: 60fs @156.25MHz, Typical
  • Maximum Frequency >3 Ghz Typical
  • VBB Output
  • 430 ps Typical Propagation Delay
  • The 100 Series Contains Temperature Compensation
  • PECL and HSTL Mode Operating Range: VCC = 2.375 V to 3.8 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V with VEE = -2.375 V to -3.8 V
  • Open Input Default State
  • LVDS Input Compatible

Product List

If you wish to buy products or product samples, please log in to your onsemi account.

Search

Close Search

Products:

5

Share

Product Groups:

Orderable Parts:

5

Product

Status

CAD Models

Compliance

Package Type

Case Outline

MSL Type

MSL Temp (°C)

Container Type

Container Qty.

ON Target

Type

Channels

Input / Output Ratio

Input Level

Output Level

VCC Typ (V)

tJitterRMS Typ (ps)

tskew(o-o) Max (ps)

tpd Typ (ns)

tR & tF Max (ps)

fmaxClock Typ (MHz)

fmaxData Typ (Mbps)

Reference Price

M100LVEP111FATWG

Loading...

Active

CAD Model

Pb

A

H

P

LQFP-32

2

260

REEL

2000

Y

Buffer

1

2:1:10

LVDS

ECL

3.3

0.2

25

0.43

255

3000

-

Price N/A

More Details

MC100LVEP111FAG

Loading...

Active

CAD Model

Pb

A

H

P

LQFP-32

2

260

JTRAY

250

Y

Buffer

1

2:1:10

LVDS

ECL

3.3

0.2

25

0.43

255

3000

-

Price N/A

More Details

MC100LVEP111FARG

Loading...

Active

CAD Model

Pb

A

H

P

LQFP-32

2

260

REEL

2000

Y

Buffer

1

2:1:10

LVDS

ECL

3.3

0.2

25

0.43

255

3000

-

Price N/A

More Details

MC100LVEP111MNG

Loading...

Active

CAD Model

Pb

A

H

P

QFN-32

1

260

TUBE

74

Y

Buffer

1

2:1:10

LVDS

ECL

3.3

0.2

25

0.43

255

3000

-

Price N/A

More Details

MC100LVEP111MNRG

Loading...

Active

CAD Model

Pb

A

H

P

QFN-32

1

260

REEL

1000

Y

Buffer

1

2:1:10

LVDS

ECL

3.3

0.2

25

0.43

255

3000

-

Price N/A

More Details

Show More

1-25 of 25

Products per page

Jump to :