

Dual N- and P-Channel Enhancement Mode Field Effect Transistor


SI4532DY

General Description

These dual N- and P-Channel enhancement mode power field effect transistors are produced using **onsemi**'s proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.


Features

- N-Channel 3.9 A, 30 V
 - $R_{DS(ON)} = 0.065 \Omega @ V_{GS} = 10 V$
 - $R_{DS(ON)} = 0.095 \Omega @ V_{GS} = 4.5 V$
- P-Channel -3.5 A.-30 V
 - $R_{DS(ON)} = 0.085 \Omega @ V_{GS} = -10 V$
 - $R_{DS(ON)} = 0.190 \Omega @ V_{GS} = -4.5 V$
- High Density Cell Design for Extremely Low R_{DS(ON)}
- High Power and Current Handling Capability in a Widely Used Surface Mount Package
- Dual (N & P-Channel) MOSFET in Surface Mount Package
- This Device is Pb-Free and Halide Free



SOIC8 CASE 751EB

MARKING DIAGRAM




&Z = Assembly Site

&2 = 2-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

4532 = Specific Device Code

PIN CONNECTION



ORDERING INFORMATION

Device	Package	Shipping [†]
SI4532DY	SOIC8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

SI4532DY

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	N-Channel	P-Channel	Unit
V_{DSS}	Drain-Source Voltage	30	-30	V
V_{GSS}	Gate-Source Voltage	20	-20	V
I _D	Drain Current - Continuous (Note 1a)	3.9	-3.5	Α
	Drain Current - Pulsed	20	-20	
P_{D}	Power Dissipation for Dual Operation		2	W
	Power Dissipation for Single Operation (Note 1a)	1	.6	
	(Note 1b)		1	
	(Note 1c)	0	.9	
T _J , T _{STG}	Operating and Storage Junction Temperature Range	–55 to	o +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Characteristic	Value	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Condition	Type	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	30	_	-	V
		$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	-30	-	-	1
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	N-Ch	-	-	1	μΑ
		V _{DS} = -24 V, V _{GS} = 0 V	P-Ch	-	-	-1	1
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	All	-	-	100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V	All	-	-	-100	
ON CHARA	ACTERISTICS (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	1	-	3	V
		$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	P-Ch	-1	-	-3	1
R _{DS(on)}	Static Drain-Source On Resistance	V _{GS} = 10 V, I _D = 3.9 A	N-Ch	-	0.053	0.065	Ω
		V _{GS} = 4.5 V, I _D = 3.1 A		_	0.081	0.095	
		$V_{GS} = -10 \text{ V}, I_D = -2.5 \text{ A}$	P-Ch	-	0.06	0.085	
		$V_{GS} = -4.5 \text{ V}, I_D = -1.8 \text{ A}$		_	0.095	0.19	
I _{D(on)} On-State Drain Current	On-State Drain Current	V _{GS} = 10 V, V _{DS} = 5 V	N-Ch	15	-	-	Α
		$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$	P-Ch	-15	-	-	
9FS	Forward Transconductance	V _{DS} = 15 V, I _D = 3.9 A	N-Ch	-	7	-	S
		$V_{DS} = -15 \text{ V}, I_{D} = -2.5 \text{ A}$	P-Ch	-	5	_	1

SI4532DY


ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Туре	Min	Тур	Max	Unit
DYNAMIC	CHARACTERISTICS	•					•
C _{iss} Input Capacitance	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$	N-Ch	-	235	-	pF
	f = 1.0 MHz	P-Ch	-	420	-	1	
C _{oss}	Output Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz	N-Ch	-	150	-	pF
			P-Ch	-	140	_	
C _{rss}	Reverse Transfer Capacitance		N-Ch	-	49	-	pF
			P-Ch	ı	60	_	1
WITCHIN	G CHARACTERISTICS (Note 2)						
t _{d(on)}	Turn-On Delay Time	V _{DD} = 10 V, I _D = 1 A,	N-Ch	-	7	13	ns
		V_{GS} = 10 V, R_{GEN} = 6 Ω	P-Ch	-	9	18	
t _r	Turn-On Rise Time		N-Ch	-	18	29	ns
			P-Ch	-	8	16	1
t _{d(off)}	Turn-Off Delay Time	$V_{DD} = -10 \text{ V}, I_D = -2.5 \text{ A},$	N-Ch	-	15	27	ns
		V_{GS} = -10 V, R_{GEN} = 6 Ω	P-Ch	-	18	29	
t _f	Turn-Off Fall Time		N-Ch	-	0.8	8	ns
			P-Ch	-	6	12	
t _{rr}	Drain-Source Reverse Recovery Time	I _F = 1.7 A, di/dt = 100 A/μs	N-Ch	-	-	80	ns
		I _F = -1.7 A, di/dt = 100 A/μs	P-Ch	-	-	80	
Q_g	Total Gate Charge	$V_{DS} = 10 \text{ V}, I_{D} = 3.9 \text{ A}, V_{GS} = 10 \text{ V}$	N-Ch	-	3.7	15	nC
			P-Ch	-	5	15	
Q _{gs}	Gate-Source Charge	$V_{DS} = -10 \text{ V}, I_{D} = -2.5 \text{ A}, V_{GS} = -10 \text{ V}$	N-Ch	-	0.9	-	nC
			P-Ch	-	1.7	=	
Q _{gd}	Gate-Drain Charge		N-Ch	-	1.9	_	nC
			P-Ch	-	1.8	-	
RAIN-SO	URCE DIODE CHARACTERISTICS AND	MAXIMUM RATINGS					
I _S Maximum Continuous Drain-Source Diode Fo		de Forward Current	N-Ch	-	-	1.7	Α
			P-Ch	-	-	-1.7	
V _{SD} Dr	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.7 A (Note 2)	N-Ch	1	0.75	1.2	V
		V _{GS} = 0 V, I _S = -1.7 A (Note 2)	P-Ch	-	-0.75	-1.2	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. R_{0JA} is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.







a) 78°C/W when mounted on a 0.05 in² pad of 2 oz copper.

b) 125°C/W when mounted on a 0.02 in² pad of 2 oz copper.

c) 135°C/W when mounted on a minimum mounting pad.

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%



CASE 751EB **ISSUE A DATE 24 AUG 2017** ·4.90±0.10 → -0.65(0.635)В 6.00±0.20 5.60 3.90±0.10 PIN ONE **INDICATOR** 1.27 1.27 0.25(M) LAND PATTERN RECOMMENDATION В SEE DETAIL A 0.175±0.075 0.22±0.03 С 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE $(0.43) \times 45^{\circ}$ R0.10 GAGE PLANE OPTION B - NO BEVEL EDGE R0.10-0.25 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. **SEATING PLANE** C) DIMENSIONS DO NOT INCLUDE MOLD 0.65±0.25 FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M (1.04)**DETAIL** À SCALE: 2:1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON13735G

SOIC8

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DESCRIPTION:

SOIC8

PAGE 1 OF 1

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales