

MOSFET - Power, Single **N-Channel**

80 V, 157 A, 2.8 mΩ

NVMFS6H801N

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVMFS6H801NWF Wettable Flank Option for Enhanced Optical
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Symbol	Parar	Value	Unit		
V_{DSS}	Drain-to-Source Voltage			80	V
V_{GS}	Gate-to-Source Voltage	Э		±20	V
I _D	Continuous Drain Current R ₀ JC	Steady State	T _C = 25°C	157	Α
	(Notes 1, 3)	State	T _C = 100°C	111	
P _D	Power Dissipation		T _C = 25°C	166	W
	R _{θJC} (Note 1)		T _C = 100°C	83	
I _D	Continuous Drain Current R _{0JA}	Steady State	T _A = 25°C	23	Α
	(Notes 1, 2, 3)	State	T _A = 100°C	16	
P _D	Power Dissipation		T _A = 25°C	3.8	W
	R _{θJA} (Notes 1, 2)		T _A = 100°C	1.9	
I _{DM}	Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	900	Α
T _J , T _{stg}	Operating Junction and Storage Temperature Range			-55 to +175	°C
I _S	Source Current (Body Diode)			138	Α
E _{AS}	Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 12.2 A)			960	mJ
TL	Lead Temperature for S (1/8" from case for 10 s)		urposes	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Junction-to-Case - Steady State	0.9	°C/W
$R_{\theta JA}$	Junction-to-Ambient - Steady State (Note 2)	39	

- 1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.


V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
80 V	2.8 mΩ @ 10 V	157 A



DFN5 (SO-8FL) CASE 488AA STYLE 1




DFNW5 (FULL-CUT SO8FL WF) CASE 507BA



N-CHANNEL MOSFET

MARKING DIAGRAM



XXXXXX = 6H801N

(NVMFS6H801N) or

801NWF

(NVMFS6H801NWF) = Assembly Location

Α = Year

W = Work Week

77 = Lot Traceability

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 5.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)


Symbol	Parameter	Test C	ondition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS	•		•		II.	
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 2	250 μΑ	80			V
V _{(BR)DSS} / T _J	Drain-to-Source Breakdown Voltage Temperature Coefficient				38		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{GS} = 0 V,	T _J = 25 °	0		10	μΑ
		V _{DS} = 80 V	$T_{J} = 125^{\circ}$	С		100	
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} =	= 20 V			100	nA
ON CHARAC	CTERISTICS (Note 4)						
V _{GS(TH)}	Gate Threshold Voltage	$V_{GS} = V_{DS}$, $I_D =$	250 μΑ	2.0		4.0	٧
V _{GS(TH)} /T _J	Threshold Temperature Coefficient				7.2		mV/°C
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 10 V	I _D = 50 A		2.3	2.8	mΩ
9FS	Forward Transconductance	V _{DS} =15 V, I _D = 8	V _{DS} =15 V, I _D = 50 A		128		S
CHARGES,	CAPACITANCES & GATE RESISTANCE			•	•		
C _{ISS}	Input Capacitance	V _{GS} = 0 V, f = 1 I	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 40 V		4120		pF
Coss	Output Capacitance				586		-
C _{RSS}	Reverse Transfer Capacitance				22		
Q _{G(TOT)}	Total Gate Charge	V _{GS} = 10 V, V _{DS}	V _{GS} = 10 V, V _{DS} = 40 V; I _D = 50 A		64		nC
Q _{G(TH)}	Threshold Gate Charge	V _{GS} = 10 V, V _{DS}	V _{GS} = 10 V, V _{DS} = 40 V; I _D = 50 A		11		-
Q _{GS}	Gate-to-Source Charge				19		-
Q_{GD}	Gate-to-Drain Charge				13		
V _{GP}	Plateau Voltage				5.0		V
SWITCHING	CHARACTERISTICS (Note 5)	•		•		•	•
t _{d(ON)}	Turn-On Delay Time	V _{GS} = 10 V, V _{DS}	= 64 V,		25		ns
t _r	Rise Time	$I_D = 50 \text{ A}, R_G = 2$	2.5 Ω		74		-
t _{d(OFF)}	Turn-Off Delay Time				70		1
t _f	Fall Time		_		19		-
DRAIN-SOL	JRCE DIODE CHARACTERISTICS	•		•		l.	
V_{SD}	Forward Diode Voltage	V _{GS} = 0 V,	T _J = 25°C	;	0.8	1.2	V
		I _S = 50 A	$T_{J} = 125^{\circ}$	С	0.7		
t _{RR}	Reverse Recovery Time	V _{GS} = 0 V, dIS/di	t = 100 A/μs,		64		ns
t _a	Charge Time	I _S = 50 A			36		
t _b	Discharge Time				28		1
Q _{RR}	Reverse Recovery Charge				98		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.


5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



300 $V_{DS} = 10 \text{ V}$ 250 ID, DRAIN CURRENT (A) 200 150 100 $T_J = 25^{\circ}C$ 50 $T_{\rm J} = 125^{\circ}$ $T_J = -55^{\circ}C$ 0 5 2 6 V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS (continued)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I_{PEAK} vs. Time in Avalanche

TYPICAL CHARACTERISTICS (continued)




Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMFS6H801NT1G	6H801N	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS6H801NT3G	6H801N	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS6H801NWFT1G	801NWF	DFNW5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

DISCONTINUED (Note 6)

NVMFS6H801NWFT3G	801NWF	DFNW5	5000 / Tape & Reel
1111111 0011001111111 100	00111111		oooo, lapo a liooi
		(Pb-Free, Wettable Flanks)	
		(

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{6.} **DISCONTINUED:** This device is not recommended for new design. Please contact your **onsemi** representative for information. The most current information on this device may be available on www.onsemi.com.





DFN5 5x6, 1.27P (SO-8FL) CASE 488AA **ISSUE N**

DATE 25 JUN 2018

NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.33	0.41	0.51	
С	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
E	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
е		1.27 BSC	;	
G	0.51	0.575	0.71	
K	1.20	1.35	1.50	
L	0.51	0.575	0.71	
L1	0.125 REF			
М	3.00	3.40	3.80	
θ	0 °		12 °	

GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week ZZ = Lot Traceability

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.





DETAIL A

SIDE VIEW

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

	DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
ſ	DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.







// 0.10 C

△ 0.10 C

DFNW5 4.90x5.90x1.00, 1.27P CASE 507BA **ISSUE C**

DATE 19 SEP 2024






DETAIL A

SEATING

PLANE



PLATED AREA





DETAIL "A" SCALE 2:1

NOTES:

- DIMENSIONING TOLERANCING TO ASME Y14.5M-2018.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- .3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.

DIM	1	MILLIMETERS	3
DIM	MIN	NOM	MAX
Α	0.90	1.00	1.10
A1	0.00		0.05
b	0.33	0.41	0.51
С	0.23	0.28	0.33
D	5.00	5.15	5.30
D1	4.70	4.90	5.10
D2	3.80	4.00	4.20
Ε	6.00	6.15	6.30
E1	5.70	5.90	6.10
E2	3.45	3.65	3.85
E3	3.00	3.40	3.80
е		1.27 BSC	
k	1.20	1.35	1.50
L	0.51	0.57	0.71
L2	0.15 REF.		
θ	0.	6,	12*





RECOMMENDED MOUNTING FOOTPRINT* *FOR ADDITIONAL INFORMATION ON OUR PD-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code = Assembly Location Α

Υ = Year W = Work Week

ZZ = Lot Traceability *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON26450H	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFNW5 4.90x5.90x1.00, 1.27P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales