# **Power MOSFET**

-20 V, -1.8 A, μCool™ Dual P-Channel, ESD, 1.6x1.6x0.55 mm UDFN Package

#### **Features**

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 1.6 x 1.6 x 0.55 mm for Board Space Saving
- ESD
- This is a Halide Free Device
- This is a Pb-Free Device

#### **Applications**

- High Side Load Switch
- PA Switch
- Battery Switch
- Optimized for Power Management Applications for Portable Products, such as Cell Phones, PMP, DSC, GPS, and others

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter			Symbol	Value	Units
Drain-to-Source Voltage			$V_{DSS}$	-20	V
Gate-to-Source Voltage			$V_{GS}$	±8.0	V
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	-1.4	Α
Current (Note 1)		T <sub>A</sub> = 85°C		-1.0	
	t ≤ 5 s	T <sub>A</sub> = 25°C		-1.8	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	0.8	W
	t ≤ 5 s	T <sub>A</sub> = 25°C		1.3	
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	-1.1	Α
Current (Note 2)		T <sub>A</sub> = 85°C		-0.8	
Power Dissipation (Note 2) T <sub>A</sub> = 25°C			P <sub>D</sub>	0.5	W
Pulsed Drain Current tp = 10 μs			I <sub>DM</sub>	-8.0	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	ç
Source Current (Body Diode) (Note 2)			I <sub>S</sub>	-1.0	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C
Gate-to-Source ESD Rating (HBM) per JESD22-A114F			ESD	1000	٧

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm<sup>2</sup>, 2 oz. Cu.



# ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
-20 V	250 mΩ @ -4.5 V	-1.5 A
	380 mΩ @ –2.5 V	-1.0 A
	500 mΩ @ –1.8 V	-0.5 A
	700 mΩ @ –1.5 V	-0.2 A



P-Channel MOSFET

# MARKING DIAGRAM



UDFN6 CASE 517AT μCOOL™




AC = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

#### PIN CONNECTIONS



# ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Units
Junction-to-Ambient – Steady State (Note 3)		155	°C/W
Junction-to-Ambient – t ≤ 5 s (Note 3)		100	
Junction-to-Ambient – Steady State min Pad (Note 4)	$R_{\theta JA}$	245	

### ELECTRICAL CHARACTERISTICS /T 05°C unless atherwise anguistical

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	$I_D = -250 \mu A$ , ref to $25^{\circ}C$			15		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$I_{DSS}$ $V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$				-1.0	μΑ
		$V_{DS} = -20 \text{ V}$	T <sub>J</sub> = 85°C			-10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, Y$	V <sub>GS</sub> = ±8.0 V			10	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	, I <sub>D</sub> = 250 μA	-0.4		-1.0	V
Negative Threshold Temp. Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				2.5		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = -4.5 \text{ V}, I_D = -1.5 \text{ A}$			175	250	mΩ
		V <sub>GS</sub> = −2.5	V, I <sub>D</sub> = -1.0 A		240	380	
		V <sub>GS</sub> = −1.8	V, I <sub>D</sub> = -0.5 A		330	500	
		V <sub>GS</sub> = −1.5	V, I <sub>D</sub> = -0.2 A		410	700	
Forward Transconductance	9FS	V <sub>DS</sub> = −5.0	V, I <sub>D</sub> = -0.2 A		1.4		S
CHARGES, CAPACITANCES & GATE F	RESISTANCE			<del>_</del>	•		
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0 \text{ V, } f = 1 \text{ MHz,}$ $V_{DS} = -10 \text{ V}$			160		pF
Output Capacitance	C <sub>OSS</sub>				32		
Reverse Transfer Capacitance	C <sub>RSS</sub>				23		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -10 V; ID = -1.5 A			2.3	3.5	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.2		
Gate-to-Source Charge	$Q_{GS}$				0.4		
Gate-to-Drain Charge	$Q_{GD}$				0.7		1
SWITCHING CHARACTERISTICS, VGS	<b>5 = 4.5 V</b> (Note 6)			•			•
Turn-On Delay Time	t <sub>d(ON)</sub>				13		ns
Rise Time	t <sub>r</sub>	Vos = -4 5 V	Vpp = -10 V		24		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V},$ $I_{D} = -1.5 \text{ A}, R_{G} = 1 \Omega$			68		_
Fall Time	t <sub>f</sub>				62		
DRAIN-SOURCE DIODE CHARACTERI							
Forward Diode Voltage	VSD	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.85	1.2	V
-		$I_{S} = -1.0 \text{ A}$	T <sub>J</sub> = 85°C	†	0.75		
Reverse Recovery Time	t <sub>RR</sub>			1	10		ns
Charge Time	t <sub>a</sub>	$V_{GS}$ = 0 V, dISD/dt = 100 A/ $\mu$ s, $I_S$ = -1.0 A			8.0		
Discharge Time	t <sub>b</sub>				2.0		
Reverse Recovery Charge	Q <sub>RR</sub>				5.0		nC

- 3. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
  4. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm<sup>2</sup>, 2 oz. Cu.
  5. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.

- 6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Threshold Voltage

Figure 12. Single Pulse Maximum Power Dissipation

#### **TYPICAL CHARACTERISTICS**




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. FET Thermal Response

#### **DEVICE ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTLUD3191PZTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUD3191PZTBG	UDFN6 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





0.05 C

DETAIL A

#### UDFN6 1.6x1.6, 0.5P CASE 517AT **ISSUE O**

**DATE 02 SEP 2008** 

#### NOTES:

АЗ

OPTIONAL

CONSTRUCTION

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.30 mm FROM TERMINAL.
  COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
A3	0.13	REF		
b	0.20 0.30			
D	1.60 BSC			
E	1.60 BSC			
е	0.50 BSC			
D1	1.14 1.34			
D2	0.38	0.58		
E1	0.54	0.74		
K	0.20			
L	0.15	0.35		
L1		0.10		

### **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code

M = Date Code

■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

#### ·D В 0.10 C **DETAIL A** PIN ONE REFERENCE OPTIONAL CONSTRUCTION 0.10 C MOLD CMPD EXPOSED Cu-**TOP VIEW** (A3) **DETAIL B** 0.05 С **A1 DETAIL B**

C SEATING

C A B

С поте з

0.10


0.05

#### **SOLDERMASK DEFINED** MOUNTING FOOTPRINT\*

**BOTTOM VIEW** 

**E**1

**SIDE VIEW** 



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON32372E	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	UDFN6, 1.6X1.6, 0.5P		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales