# **MOSFET** – Power, **Complementary, ChipFET**

20 V, +3.9 A /-4.4 A

#### **Features**

- Complementary N-Channel and P-Channel MOSFET
- Small Size, 40% Smaller than TSOP-6 Package
- Leadless SMD Package Provides Great Thermal Characteristics
- Trench P-Channel for Low On Resistance
- Low Gate Charge N-Channel for Test Switching
- Pb-Free Packages are Available

#### **Applications**

- DC-DC Conversion Circuits
- Load Switch Applications Requiring Level Shift
- Drive Small Brushless DC Motors
- Ideal for Power Management Applications in Portable, Battery **Powered Products**

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parame	Symbol	Value	Unit		
Drain-to-Source Voltage	$V_{DSS}$	20	V		
Gate-to-Source Voltage	N	l-Ch	$V_{GS}$	±12	V
	F	P-Ch	1	±8.0	
N-Channel	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	2.9	Α
Continuous Drain Current (Note 1)	State	T <sub>A</sub> = 85°C	1	2.1	
	t ≤ 10 s	T <sub>A</sub> = 25°C	1	3.9	
P-Channel	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	-3.2	Α
Continuous Drain Current (Note 1)	State	T <sub>A</sub> = 85°C	1	-2.3	
	t ≤ 10 s	T <sub>A</sub> = 25°C	1	-4.4	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.1	W
	t ≤ 5 s			3.1	
Pulsed Drain Current	N-Ch	t = 10 μs	I <sub>DM</sub>	12	Α
(Note 1)	P-Ch	t = 10 μs		-13	
Operating Junction and Si	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C		
Source Current (Body Dio	I <sub>S</sub>	2.5	Α		
Lead Temperature for Solo (1/8" from case for 10	TL	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq


[1 oz] including traces).



#### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Typ	I <sub>D</sub> MAX
N-Channel	58 mΩ @ 4.5 V	3.9 A
20 V	77 mΩ @ 2.5 V	3.9 A
P-Channel	64 mΩ @ -4.5 V	-4.4 A
–20 V	85 mΩ @ –2.5 V	




**N-Channel MOSFET** 

P-Channel MOSFET



ChipFET **CASE 1206A** STYLE 2



C9

= Specific Device Code

= Month Code Μ

= Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 2)	$R_{ heta JA}$	113	°C/W
Junction-to-Ambient - t ≤ 10 s (Note 2)	$R_{ heta JA}$	60	°C/W

<sup>2.</sup> Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions			Тур	Max	Unit
OFF CHARACTERISTICS (Note 3)	•	•					•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	N	.,	I <sub>D</sub> = 250 μA	20			V
		Р	V <sub>GS</sub> = 0 V	I <sub>D</sub> = -250 μA	-20			
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	N	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V	T 05.00			1.0	μΑ
		Р	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -16 V	T <sub>J</sub> = 25 °C			-1.0	
		N	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V	T 405.00			5.0	
		Р	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -16 V	T <sub>J</sub> = 125 °C			-5.0	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	N	$V_{DS} = 0 V, V_{GS} =$	±12 V			±100	nA
		Р	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =	: ±8.0 V			±100	
ON CHARACTERISTICS (Note 3)								
Gate Threshold Voltage	V <sub>GS(TH)</sub>	N		I <sub>D</sub> = 250 μA	0.6		1.2	V
		Р	$V_{GS} = V_{DS}$	I <sub>D</sub> = -250 μA	45		-1.5	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$R_{DS(on)}$ N $V_{GS} = 4.5 \text{ V}$ , $I_D = 2.9 \text{ A}$		= 2.9 A		58	80	
		Р	$V_{GS} = -4.5 \text{ V}, I_D =$	= -3.2 A		64	80	0
		N	V <sub>GS</sub> = 2.5 V , I <sub>D</sub> =	= 2.3 A		77	115	mΩ
		Р	$V_{GS} = -2.5 \text{ V}, I_D =$	-2.2 A		85	110	
Forward Transconductance	9FS	N	$V_{DS} = 10 \text{ V}, I_D = 2.9 \text{ A}$			6.0		S
		Р	$V_{DS} = -10 \text{ V}$ , $I_D =$	: –3.2 A		8.0		
CHARGES AND CAPACITANCES								
Input Capacitance	C <sub>ISS</sub>	N		V <sub>DS</sub> = 10 V		165		pF
		Р		V <sub>DS</sub> = -10 V		680		
Output Capacitance	C <sub>OSS</sub>	N	f = 1 MHz, V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 10 V		80		
		Р	1 = 1 WHZ, VGS = 0 V	V <sub>DS</sub> = -10 V		100		1
Reverse Transfer Capacitance	C <sub>RSS</sub>	N		V <sub>DS</sub> = 10 V		25		
		Р		V <sub>DS</sub> = -10 V		70		
Total Gate Charge	Q <sub>G(TOT)</sub>	N	$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}, I_D = 2.9 \text{ A}$			2.3		nC
		Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V}, I_D = -3.2 \text{ A}$			7.4		
Threshold Gate Charge	Q <sub>G(TH)</sub>	N	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10 V, I <sub>D</sub> = 2.9 A			0.2		
		Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V}, I_D = -3.2 \text{ A}$			0.6		
Gate-to-Source Gate Charge	Q <sub>GS</sub>	N	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10	V, I <sub>D</sub> = 2.9 A		0.4		
		Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10$	$V_{1D} = -3.2 \text{ A}$		1.4		
Gate-to-Drain "Miller" Charge	$Q_{GD}$	N	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10	V, I <sub>D</sub> = 2.9 A		0.7		
		Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10$	$V_{1D} = -3.2 \text{ A}$		2.5		

<sup>3.</sup> Pulse Test: pulse width  $\leq$  250  $\mu s,$  duty cycle  $\leq$  2%.

# **ELECTRICAL CHARACTERISTICS (continued)** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS	(Note 4)	•						
Turn-On Delay Time	t <sub>d(ON)</sub>					6.3		ns
Rise Time	t <sub>r</sub>	N	V <sub>GS</sub> = 4.5 V, V <sub>DD</sub>	= 10 V,		10.7		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>		$I_D = 2.9 \text{ A}, R_G =$			9.6		
Fall Time	t <sub>f</sub>					1.5		1
Turn-On Delay Time	t <sub>d(ON)</sub>					5.8		1
Rise Time	t <sub>r</sub>	] [	$V_{GS}$ = -4.5 V, $V_{DD}$ = -10 V, $I_{D}$ = -3.2 A, $R_{G}$ = 2.5 $\Omega$			11.7		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	P				16		
Fall Time	t <sub>f</sub>					12.4		
DRAIN-SOURCE DIODE CHARA	CTERISTICS							
Forward Diode Voltage	V <sub>SD</sub>	N	V 0V T 05 °C	I <sub>S</sub> = 2.5 A		0.8	1.15	V
		Р	$V_{GS} = 0 \text{ V}, T_J = 25 ^{\circ}\text{C}$	I <sub>S</sub> = -2.5 A		-0.8	-1.2	
Reverse Recovery Time	t <sub>RR</sub>	N		I <sub>S</sub> = 1.5 A		12.5		ns
		Р		I <sub>S</sub> = -1.5 A		13.5		
Charge Time	t <sub>a</sub>	N	I <sub>S</sub> = 1.5 A			9.0		
		Р	V <sub>GS</sub> = 0 V,	I <sub>S</sub> = -1.5 A		9.5		
Discharge Time	t <sub>b</sub>	N	$dI_S / dt = 100 \text{ A/}\mu\text{s}$ $I_S = 1.5 \text{ A}$			3.5		
		Р			4.0			
Reverse Recovery Charge	Q <sub>RR</sub>	N		I <sub>S</sub> = 1.5 A		6.0		nC
		Р		I <sub>S</sub> = −1.5 A		6.5		

<sup>4.</sup> Switching characteristics are independent of operating junction temperatures.

#### TYPICAL N-CHANNEL PERFORMANCE CURVES

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage


#### **TYPICAL N-CHANNEL PERFORMANCE CURVES**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation






Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current

#### TYPICAL P-CHANNEL PERFORMANCE CURVES

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 11. On-Region Characteristics




Figure 12. Transfer Characteristics




Figure 13. On-Resistance vs. Gate-to-Source Voltage




Figure 14. On-Resistance vs. Drain Current and Gate Voltage




Figure 15. On–Resistance Variation with Temperature




Figure 16. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL P-CHANNEL PERFORMANCE CURVES

(T<sub>.1</sub> = 25°C unless otherwise noted)




Figure 17. Capacitance Variation




Figure 19. Resistive Switching Time Variation vs. Gate Resistance

Figure 18. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge





Figure 20. Diode Forward Voltage vs. Current

#### **DEVICE ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTHD3100CT1	ChipFET	3000 / Tape & Reel
NTHD3100CT1G	ChipFET (Pb-Free)	3000 / Tape & Reel
NTHD3100CT3	ChipFET	10000 / Tape & Reel
NTHD3100CT3G	ChipFET (Pb-Free)	10000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





# **ChipFET™**

**DATE 19 MAY 2009** 


#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM.
  DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е	0.65 BSC 0.025 BSC			;		
e1		0.55 BSC			0.022 BSC	;
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ	5° NOM				5° NOM	

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. DRAIN	PIN 1. SOURCE 1	PIN 1. ANODE	PIN 1. COLLECTOR	PIN 1. ANODE	PIN 1. ANODE
<ol><li>DRAIN</li></ol>	2. GATE 1	2. ANODE	2. COLLECTOR	<ol><li>ANODE</li></ol>	2. DRAIN
<ol><li>DRAIN</li></ol>	<ol><li>SOURCE 2</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>DRAIN</li></ol>	3. DRAIN
<ol><li>GATE</li></ol>	4. GATE 2	4. GATE	4. BASE	<ol><li>DRAIN</li></ol>	4. GATE
<ol><li>SOURCE</li></ol>	5. DRAIN 2	5. DRAIN	<ol><li>EMITTER</li></ol>	<ol><li>SOURCE</li></ol>	5. SOURCE
<ol><li>DRAIN</li></ol>	6. DRAIN 2	6. DRAIN	<ol><li>COLLECTOR</li></ol>	<ol><li>GATE</li></ol>	6. DRAIN
<ol><li>DRAIN</li></ol>	7. DRAIN 1	<ol><li>CATHODE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	7. DRAIN
8. DRAIN	8. DRAIN 1	<ol><li>CATHODE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	8. CATHODE / DRAIN

#### **SOLDERING FOOTPRINT**



#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

М = Month Code = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


## **OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2**

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Repositive Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	ChipFET		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DATE 19 MAY 2009** 

#### **ADDITIONAL SOLDERING FOOTPRINTS\***



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	ChipFET		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales