

MOSFET - POWER, Dual, Complementary, TSOP-6

30 V, +2.9/-2.2 A

NTGD4167C

Features

- Complementary N-Channel and P-Channel MOSFET
- Small Size (3 x 3 mm) Dual TSOP-6 Package
- Leading Edge Trench Technology for Low On Resistance
- Reduced Gate Charge to Improve Switching Response
- Independently Connected Devices to Provide Design Flexibility
- This is a Pb-Free Device

Applications

- DC-DC Conversion Circuits
- Load/Power Switching with Level Shift

MAXIMUM RATINGS (T_J = 25 °C unless otherwise noted)

Paran	Parameter				
Drain-to-Source Voltage	V _{DSS}	30	V		
Gate-to-Source Voltage	V _{GS}	±12	V		
N-Channel Continuous Drain Current (Note 1)	Steady State	T _A = 25 °C T _A = 85 °C	I _D	2.6 1.9	Α
	t ≤ 5 s	T _A = 25 °C		2.9	
P-Channel Continuous Drain Current (Note 1)	Steady State	T _A = 25 °C T _A = 85 °C	I _D	-1.9 -1.4	Α
	t ≤ 5 s	T _A = 25 °C		-2.2	
Power Dissipation (Note 1)	Steady State	T _A = 25 °C	P _D	0.9	W
	t ≤ 5 s			1.1	
Pulsed Drain Current	N-Ch	t _p = 10 μs	I _{DM}	8.6	Α
	P-Ch]		-6.3	
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	ç
Source Current (Body D	Is	±0.9	Α		
Lead Temperature for S (1/8" from case for 10 s		urposes	TL	260	ç

THERMAL RESISTANCE RATINGS


Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	140	°C/W
Junction-to-Ambient – t ≤ 5 s (Note 1)	$R_{\theta JA}$	110	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).


1

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX (Note 1)
N-Ch	90 mΩ @ 4.5 V	2.6 A
30 V	125 mΩ @ 2.5 V	2.2 A
P-Ch	170 mΩ @ -4.5 V	-1.9 A
–30 V	300 mΩ @ –2.5 V	-1.0 A



N-CHANNEL MOSFET P-

P-CHANNEL MOSFET




TA = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTION



ORDERING INFORMATION

See detailed ordering and shipping information in on page 9 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_{.1} = 25 °C unless otherwise noted)

Parameter	Symbol	N/P	Test Condition	ons	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•							
Drain-to-Source Breakdown	V _{(BR)DSS}	N		I _D = 250 μA	30			V
Voltage		Р	$V_{GS} = 0 V$	I _D = -250 μA	-30			
Drain-to-Source Breakdown	V _{(BR)DSS} /T _J	N		1		21.4		mV/°C
Voltage Temperature Coefficient		Р				22.2		
Zero Gate Voltage Drain Current	I _{DSS}	N	V _{GS} = 0 V, V _{DS} = 24 V	T 05.00			1.0	μΑ
		Р	$V_{GS} = 0 \text{ V}, V_{DS} = -24 \text{ V}$	T _J = 25 °C			-1.0	1
		N	V _{GS} = 0 V, V _{DS} = 24 V	T 0			10	
		Р	$V_{GS} = 0 \text{ V}, V_{DS} = -24 \text{ V}$	T _J = 85 °C			-10	1
Gate-to-Source Leakage Current	I _{GSS}	N	$V_{DS} = 0 V, V_{GS} =$	±12 V			±100	nA
		Р	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$				±100	
ON CHARACTERISTICS (Note 2)	•							
Gate Threshold Voltage	V _{GS(TH)}	N	I _D = 250 μA	I _D = 250 μA	0.5	0.9	1.5	V
		Р	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.5	-1.1	-1.5	1
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 2.6 \text{ A}$		= 2.6 A		52	90	
			V _{GS} = 2.5 V , I _D =	= 2.2 A		67	125	
		Р	$V_{GS} = -4.5 \text{ V}$, $I_D = -1.9 \text{ A}$			130	170	mΩ
			V _{GS} = -2.5 V, I _D =	-1.0 A		202	300	
Forward Transconductance	9FS	N	V _{DS} = 15 V, I _D = 2.6 A			2.6		S
		Р	V _{DS} = -15 V , I _D =	-1.9 A		2.6		
CHARGES AND CAPACITANCES								
Input Capacitance	C _{ISS}					295		
Output Capacitance	C _{OSS}	N		V _{DS} = 15 V		48		
Reverse Transfer Capacitance	C _{RSS}		f 1 MH = 1/ 01/			27		
Input Capacitance	C _{ISS}		f = 1 MHz, V _{GS} = 0 V			419		pF
Output Capacitance	C _{OSS}	Р		V _{DS} = -15 V		51		
Reverse Transfer Capacitance	C _{RSS}					26		
Total Gate Charge	Q _{G(TOT)}					3.7	5.5	
Threshold Gate Charge	Q _{G(TH)}	1 ,	V 45VV 45	V I 00 A		0.6		
Gate-to-Source Gate Charge	Q_{GS}	N	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V}, I_D = 2.0 \text{ A}$			0.9]
Gate-to-Drain "Miller" Charge	Q_{GD}					0.8		
Total Gate Charge	Q _{G(TOT)}					3.9	6.0	nC
Threshold Gate Charge	Q _{G(TH)}] _	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V.I. 00A		0.6		1
Gate-to-Source Gate Charge	Q_{GS}	Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15$	v, I _D = -2.0 A		1.0]
Gate-to-Drain "Miller" Charge	Q_GD					1.0		1

ELECTRICAL CHARACTERISTICS (T_J = 25 °C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions	Min	Тур	Max	Unit
SWITCHING CHARACTERISTI	ICS (Note 3)						
Turn-On Delay Time	t _{d(ON)}				7.0		ns
Rise Time	t _r	N	$V_{GS} = 4.5 \text{ V}, V_{DD} = 15 \text{ V},$		4.0		
Turn-Off Delay Time	t _{d(OFF)}		$I_D = 1.0 \text{ A}, R_G = 6.0 \Omega$		14		
Fall Time	t _f				2.0		
Turn-On Delay Time	t _{d(ON)}	- P			8.0		
Rise Time	t _r		$V_{GS} = -4.5 \text{ V}, V_{DD} = -15 \text{ V},$		8.0		
Turn-Off Delay Time	t _{d(OFF)}		$V_{GS} = -4.5 \text{ V}, V_{DD} = -15 \text{ V},$ $I_{D} = -1.0 \text{ A}, R_{G} = 6.0 \Omega$		22		
Fall Time	t _f	1			8.0		

ELECTRICAL CHARACTERISTICS (T_J = 25 °C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACT								
Forward Diode Voltage	V_{SD}	N	V 0.V T 05.00	I _S = 0.9 A		0.7	1.2	V
		Р	$V_{GS} = 0 \text{ V}, T_J = 25 ^{\circ}\text{C}$	I _S = -0.9 A		-0.8	-1.2	
Reverse Recovery Time	t _{RR}		$V_{GS} = 0 \text{ V},$ $dI_{S} / dt = 100 \text{ A}/\mu\text{s}, I_{S} = 0.9 \text{ A}$			8.0		ns
Charge Time	ta	N				5.0		
Discharge Time	t _b	IN .				3.0		
Reverse Recovery Charge	Q _{RR}					3.0		nC
Reverse Recovery Time	t _{RR}					12		ns
Charge Time	ta		$V_{GS} = 0 \text{ V},$ $dI_S / dt = 100 \text{ A/}\mu\text{s}, I_S = -0.9 \text{ A}$			10		
Discharge Time	t _b	P				2.0		
Reverse Recovery Charge	Q_{RR}					7.0		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{2.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%. 3. Switching characteristics are independent of operating junction temperatures.

N-CHANNEL TYPICAL CHARACTERISTICS





Figure 5. On–Resistance Variation with Temperature

Figure 6. Capacitance Variation



T_J, JUNCTION TEMPERATURE (°C) Figure 9. Threshold Voltage

SINGLE PULSE TIME (s)

Figure 10. Single Pulse Maximum Power

Dissipation




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. FET Thermal Response

P-CHANNEL TYPICAL CHARACTERISTICS




Figure 17. On–Resistance Variation with Temperature

Figure 18. Capacitance Variation




Figure 19. Gate-to-Source and Drain-to-Source Voltage versus Total Charge





Figure 20. Diode Forward Voltage versus Current



T_J, JUNCTION TEMPERATURE (°C) Figure 21. Threshold Voltage




Figure 22. Single Pulse Maximum Power Dissipation




Figure 23. Maximum Rated Forward Biased Safe Operating Area




Figure 24. FET Thermal Response

ORDERING INFORMATION

Device	Package	Shipping [†]
NTGD4167CT1G	TSOP6 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





NOTE 5


TSOP-6 3.00x1.50x0.90, 0.95P **CASE 318G ISSUE W**

DATE 26 FEB 2024





- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
 LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- 4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.

 5. PIN 1 INDICATOR MUST BE LOCATED IN THE INDICATED ZONE



N	1ILLIM	IETER:	Z			
DIM	MIN	NDM	MAX			
Α	0.90	1.00	1.10			
A1	0.01	0.06	0.10			
A2	0.80	0.90	1.00			
b	0.25	0.38	0.50			
C	0.10	0.18	0.26			
D	2.90	3.00	3.10			
E	2.50	2.75	3.00			
E1	1.30	1.50	1.70			
е	0.85	0.95	1.05			
L	0.20	0.40	0.60			
L2	(0.25 BSC				
М	0°		10°			





RECOMMENDED MOUNTING FOOTPRINT

*For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference manual, SDLDERRM/D.

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.	95P	PAGE 1 OF 2		

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

TSOP-6 3.00x1.50x0.90, 0.95P CASE 318G

ISSUE W

DATE 26 FEB 2024

GENERIC MARKING DIAGRAM*



XXX M= **STANDARD**

XXX = Specific Device Code

XXX = Specific Device Code

=Assembly Location

= Date Code

= Year

= Pb-Free Package

W = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. Vz 5. V in 6. V out	STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD	STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND	STYLE 9: PIN 1. LOW VOLTAGE GAT 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GAT	2. GND ' 3. D(OUT)- 4. D(IN)- 5. VBUS	STYLE 11: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1/GATE 2	STYLE 12: PIN 1. I/O 2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O
STYLE 13: PIN 1. GATE 1 2. SOURCE 2 3. GATE 2 4. DRAIN 2 5. SOURCE 1 6. DRAIN 1	STYLE 14: PIN 1. ANODE 2. SOURCE 3. GATE 4. CATHODE/DRAIN 5. CATHODE/DRAIN 6. CATHODE/DRAIN		YLE 16: PIN 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE	STYLE 17: PIN 1. EMITTER 2. BASE 3. ANODE/CATHODE 4. ANODE 5. CATHODE 6. COLLECTOR	

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.	TSOP-6 3.00x1.50x0.90, 0.95P			

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales