NCP4300A

Dual Operational Amplifier and Voltage Reference

The NCP4300A is a monolithic integrated circuit specifically designed to control the output current and voltage levels of switch mode battery chargers and power supplies. This device contains a precision 2.6 V shunt reference and two operational amplifiers. Op–Amp 1 is designed to perform voltage control and has its non–inverting input internally connected to the reference. Op–Amp 2 is designed for current control and has both inputs uncommitted. The NCP4300A offers the power converter designer a control solution that features increased precision with a corresponding reduction in system complexity and cost. This device is available in an 8–lead surface mount package.

Features

• This is a Pb–Free Device

Operational Amplifier

• Low Input Offset Voltage: 0.5 mV
• Input Common Mode Voltage Range Includes Ground
• Low Supply Current: 210 μA/Op–Amp (@VCC = 5.0 V)
• Medium Unity Gain Bandwidth: 0.7 MHz
• Large Output Voltage Swing: 0 V to VCC – 1.5 V
• Wide Power Supply Voltage Range: 3.0 V to 35 V

Voltage Reference

• Fixed Output Voltage Reference: 2.60 V
• High Precision Over Temperature: 1.0%
• Wide Sink Current Range: 80 μA to 80 mA

Typical Applications

• Battery Charger
• Switch Mode Power Supply

![Figure 1. Functional Block Diagram](http://onsemi.com)

**MARKING DIAGRAM**

8

SOIC–8
D SUFFIX
CASE 751

8

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
A = Option Code
* = Pb–Free Package

**PIN CONNECTIONS**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Out 1</td>
</tr>
<tr>
<td>2</td>
<td>In 1–</td>
</tr>
<tr>
<td>3</td>
<td>In 1+</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>In 2–</td>
</tr>
<tr>
<td>6</td>
<td>In 2+</td>
</tr>
<tr>
<td>7</td>
<td>Out 2</td>
</tr>
<tr>
<td>8</td>
<td>VCC</td>
</tr>
</tbody>
</table>

(Top View)

**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Device</th>
<th>Package</th>
<th>Shipping†</th>
</tr>
</thead>
<tbody>
<tr>
<td>NCP4300ADG</td>
<td>SOIC–8 (Pb–Free)</td>
<td>98 Units / Rail</td>
</tr>
<tr>
<td>NCP4300ADR2G</td>
<td>SOIC–8 (Pb–Free)</td>
<td>2500/Tape &amp; Reel</td>
</tr>
</tbody>
</table>

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Rating</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (VCC to GND)</td>
<td>VCC</td>
<td>36</td>
<td>V</td>
</tr>
<tr>
<td>ESD Protection Voltage at any Pin (Human Body Model)</td>
<td>VESD</td>
<td>2.0 K (min)</td>
<td>V</td>
</tr>
<tr>
<td>Op–Amp 1 and 2 Input Voltage Range (Pins 2, 5, 6)</td>
<td>VIR</td>
<td>-0.6 to VCC +0.6</td>
<td>V</td>
</tr>
<tr>
<td>Op–Amp 2 Input Differential Voltage Range (Pins 5, 6)</td>
<td>VIDR</td>
<td>VCC to GND</td>
<td>V</td>
</tr>
<tr>
<td>Voltage Reference Cathode Current (Pin 3)</td>
<td>IK</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td>Maximum Junction Temperature</td>
<td>TJ</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>Operating Ambient Temperature Range</td>
<td>TA</td>
<td>0 to 105</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>Tstg</td>
<td>-55 to 150</td>
<td>°C</td>
</tr>
</tbody>
</table>

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Thermal Characteristics

<table>
<thead>
<tr>
<th>Rating</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal Resistance, Junction–to–Ambient</td>
<td>RJJA</td>
<td>155</td>
<td>°C/W</td>
</tr>
<tr>
<td>Thermal Resistance, Junction–to–Case</td>
<td>RJJC</td>
<td>45</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

Typical Electrical Characteristics

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total Supply Current, excluding Current in the Voltage Reference VCC = 5.0 V, no load, 0°C ≤ TA ≤ 105°C</td>
<td>ICC</td>
<td>–</td>
<td>0.42</td>
<td>0.8</td>
<td>mA</td>
</tr>
<tr>
<td>Op–Amp 1 (Op–amp with non–inverting input connected to the internal Vref) (VCC = 5.0 V, Vout = 1.4 V, TA = 25°C, unless otherwise noted)</td>
<td>VIO</td>
<td>–</td>
<td>0.5</td>
<td>2.0</td>
<td>3.0</td>
</tr>
<tr>
<td>Input Offset Voltage</td>
<td>VIO</td>
<td>–</td>
<td>0.5</td>
<td>2.0</td>
<td>3.0</td>
</tr>
<tr>
<td>TA = 25°C</td>
<td>Tref</td>
<td>0°C to 105°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Offset Voltage Temperature Coefficient</td>
<td>ΔVIO/ΔT</td>
<td>–</td>
<td>7.0</td>
<td>–</td>
<td>μV/°C</td>
</tr>
<tr>
<td>TA = 0°C to 105°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Bias Current (Inverting input only)</td>
<td>IIB</td>
<td>–</td>
<td>–50</td>
<td>–150</td>
<td>nA</td>
</tr>
<tr>
<td>TA = 25°C</td>
<td>Tref</td>
<td>0°C to 105°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Large Signal Voltage Gain (VCC = 15 V, RL = 2.0 kΩ, Vout = 1.4 V to 11.4 V)</td>
<td>AVOL</td>
<td>50</td>
<td>100</td>
<td>–</td>
<td>V/mV</td>
</tr>
<tr>
<td>TA = 25°C</td>
<td>Tref</td>
<td>0°C to 105°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power Supply Rejection (VCC = 5.0 V to 30 V)</td>
<td>PSRR</td>
<td>40</td>
<td>90</td>
<td>–</td>
<td>dB</td>
</tr>
<tr>
<td>Output Source Current (VCC = 15 V, Vout = 2.0 V, Vref = +1.0 V)</td>
<td>IO+</td>
<td>10</td>
<td>16</td>
<td>–</td>
<td>mA</td>
</tr>
<tr>
<td>Output Sink Current (VCC = 15 V, Vout = 2.0 V, Vref = –1.0 V)</td>
<td>IO-</td>
<td>10</td>
<td>25</td>
<td>–</td>
<td>mA</td>
</tr>
<tr>
<td>Output Voltage Swing, High (VCC = 30 V, RL = 10 kΩ, Vref = +1.0 V)</td>
<td>VOH</td>
<td>27</td>
<td>28</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>TA = 25°C</td>
<td>Tref</td>
<td>0°C to 105°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Voltage Swing, Low (RL = 10 kΩ, Vref = –1.0 V)</td>
<td>VOL</td>
<td>–</td>
<td>17</td>
<td>100</td>
<td>mV</td>
</tr>
<tr>
<td>TA = 25°C</td>
<td>Tref</td>
<td>0°C to 105°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Slew Rate (Vin = 0.5 to 2.0 V, VCC = 15 V, RL = 2.0 kΩ, AV = 1.0, CL = 100 pF)</td>
<td>SR</td>
<td>0.3</td>
<td>0.5</td>
<td>–</td>
<td>V/μs</td>
</tr>
<tr>
<td>Unity Gain Bandwidth (VCC = 30 V, RL = 2.0 kΩ, CL = 100 pF, Vin = 0.5 Vpp @ f = 70 kHz)</td>
<td>BW</td>
<td>0.3</td>
<td>0.7</td>
<td>–</td>
<td>MHz</td>
</tr>
<tr>
<td>Total Harmonic Distortion (f = 1.0 kHz, AV = 10, RL = 2.0 kΩ, VCC = 30 V, Vout = 2.0 Vpp)</td>
<td>THD</td>
<td>–</td>
<td>0.02</td>
<td>–</td>
<td>%</td>
</tr>
</tbody>
</table>

http://onsemi.com
# TYPICAL ELECTRICAL CHARACTERISTICS (continued)

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
</table>
| **Op–Amp 2 (Independent op-amp)**  
(V<sub>CC</sub> = 5.0 V, V<sub>out</sub> = 1.4 V, T<sub>A</sub> = 25°C, unless otherwise noted) | | | | | |
| Input Offset Voltage  
T<sub>A</sub> = 25°C  
T<sub>A</sub> = 0°C to 105°C | V<sub>IO</sub> | – | 0.5 | 2.0 | mV |
| Input Offset Voltage Temperature Coefficient  
T<sub>A</sub> = 0°C to 105°C | ΔV<sub>IO</sub>/ΔT | – | 7.0 | – | μV/°C |
| Input Offset Current  
T<sub>A</sub> = 25°C  
T<sub>A</sub> = 0°C to 105°C | I<sub>IO</sub> | – | 2.0 | 30 | nA |
| Input Bias Current  
T<sub>A</sub> = 25°C  
T<sub>A</sub> = 0°C to 105°C | I<sub>IB</sub> | – | –50 | –150 | nA |
| Input Common Mode Voltage Range  
(V<sub>CC</sub> = 0 V to 35 V) | V<sub>ICR</sub> | – | 0 to V<sub>CC</sub> −1.5 | – | V |
| Large Signal Voltage Gain  
(V<sub>CC</sub> = 15 V, R<sub>L</sub> = 2.0 kΩ, V<sub>out</sub> = 1.4 V to 11.4 V)  
T<sub>A</sub> = 25°C  
T<sub>A</sub> = 0°C to 105°C | A<sub>VOL</sub> | 50 | 100 | – | V/mV |
| Power Supply Rejection  
(V<sub>CC</sub> = 5.0 V to 30 V) | PSRR | 40 | 90 | – | dB |
| Common Mode Rejection  
(V<sub>CM</sub> = 0 V to 3.5 V)  
T<sub>A</sub> = 25°C  
T<sub>A</sub> = 0°C to 105°C | CMRR | 40 | 60 | – | dB |
| Output Source Current  
(V<sub>CC</sub> = 15 V, V<sub>out</sub> = 2.0 V, V<sub>ID</sub> = +1.0 V) | I<sub>OH</sub> | 10 | 16 | – | mA |
| Output Sink Current  
(V<sub>CC</sub> = 15 V, V<sub>out</sub> = 2.0 V, V<sub>ID</sub> = −1.0 V) | I<sub>O-</sub> | 10 | 25 | – | mA |
| Output Voltage Swing, High  
(V<sub>CC</sub> = 30 V, R<sub>L</sub> = 10 kΩ, V<sub>ID</sub> = +1.0 V)  
T<sub>A</sub> = 25°C  
T<sub>A</sub> = 0°C to 105°C | V<sub>OH</sub> | 27 | 28 | – | V |
| Output Voltage Swing, Low  
(R<sub>L</sub> = 10 kΩ, V<sub>ID</sub> = −1.0 V)  
T<sub>A</sub> = 25°C  
T<sub>A</sub> = 0°C to 105°C | V<sub>OL</sub> | – | 17 | 100 | mV |
| Slew Rate  
(V<sub>in</sub> = 0.5 to 3.0 V, V<sub>CC</sub> = 15 V, R<sub>L</sub> = 2.0 kΩ, A<sub>V</sub> = 1.0, C<sub>L</sub> = 100 pF) | SR | 0.3 | 0.5 | – | V/μs |
| Unity Gain Bandwidth  
(V<sub>CC</sub> = 30 V, R<sub>L</sub> = 2.0 kΩ, C<sub>L</sub> = 100 pF, V<sub>in</sub> = 0.5 Vpp @ f = 70 kHz) | BW | 0.3 | 0.7 | – | MHz |
| Total Harmonic Distortion  
(f = 1.0 KHz, A<sub>V</sub> = 10, R<sub>L</sub> = 2.0 kΩ, V<sub>CC</sub> = 30 V, V<sub>out</sub> = 2.0 VPP) | THD | – | 0.02 | – | % |

## Voltage Reference

| Reference Voltage  
(I<sub>K</sub> = 10 mA)  
T<sub>A</sub> = 25°C  
T<sub>A</sub> = 0°C to 105°C | V<sub>ref</sub> | – | 2.574 | 2.60 | 2.626 | V |
| Reference Input Voltage Deviation Over Full Temperature Range  
(I<sub>K</sub> = 10 mA, T<sub>A</sub> = 0°C to 105°C) | ΔV<sub>ref</sub> | – | 5.0 | 22 | mV |
| Minimum Cathode Current for Regulation | I<sub>K(min)</sub> | – | 55 | 80 | μA |
| Dynamic Impedance  
T<sub>A</sub> = 25°C, I<sub>K</sub> = 1.0 to 80 mA, f < 1.0 KHz  
T<sub>A</sub> = 0°C to 125°C, I<sub>K</sub> = 1.0 mA to 60 mA, f < 1.0 KHz | | | | | |
| | | 0.3 | 0.5 | Ω |
Figure 2. Reference Cathode Current vs. Cathode Voltage

Figure 3. Reference Voltage vs. Ambient Temperature

Figure 4. Reference Dynamic Impedance vs. Ambient Temperature

Figure 5. Reference Stability vs. Load Capacitance

Figure 6. Input Offset Voltage vs. Ambient Temperature

Figure 7. Input Bias Current vs. Ambient Temperature
INTRODUCTION
Power supplies and battery chargers require precise control of output voltage and current in order to prevent catastrophic damage to the system connected. Many present day power sources contain a wide assortment of building blocks and glue devices to perform the required sensing for proper regulation. Typical feedback loop circuits may consist of a voltage and current amplifier, summing circuitry and a reference. The NCP4300A contains all of these basic functions in a manner that is easily adaptable to many of the various power source–load configurations.

OPERATING DESCRIPTION
The NCP4300A is an analog regulation control circuit that is designed to simultaneously close the voltage and current feedback loops in power supply and battery charger applications. This device can control the feedback loop in either constant–voltage (CV) or constant–current (CC) mode with smooth crossover. A concise description of the integrated circuit blocks is given below. The functional block diagram of the IC is shown in Figure 1.

Internal Reference
An internal precision band gap reference is used to set the 2.6 V voltage threshold and current threshold setting. The reference is initially trimmed to a ±0.5% tolerance at $T_A = 25^\circ C$ and is guaranteed to be within ±1.0% over an ambient temperature range of 0°C to 105°C.

Voltage Sensing Operational Amplifier (Op–Amp 1)
The internal Op–Amp 1 is designed to perform the voltage control function. The non–inverting input of the op–amp is connected to the precision voltage reference internally. The inverting input of the op–amp monitors the voltage information derived from the system output. As the control threshold is internally connected to the voltage reference, the voltage regulation threshold is fixed at 2.6 V. For any output voltage from 2.6 V up to the maximum limit can be configured with an external resistor divider. The output terminal of Op–Amp 1 (pin 1) provides the error signal for output voltage control. The output pin also provides a means for external compensation.

Independent Operational Amplifier (Op–Amp 2)
The internal Op–Amp 2 is configured as a general purpose op–amp with all terminals available for the user. With the low offset voltage provided, 0.5 mV, this op–amp can be used for current sensing in a constant current regulator.
The above circuit demonstrates the use of the NCP4300A in a constant−current constant−voltage switch mode battery charger application. The charging current level is set by resistors R3, R4, and R5. The reference voltage is divided down by resistors R3 and R4 to create an offset voltage at pin 6. This results in a high state at the op amp output, pin 7. As the battery pack charge current increases, a proportional increasing voltage is developed across R5 that will eventually cancel out the pin 6 offset voltage. This will cause the op amp output to sink current from the opto isolator diode, and control the SMPS block in a constant−current mode. Resistors R1 and R2 divide the battery pack voltage down to the 2.6 V reference level. As the battery pack voltage exceeds the desired programmed level, the voltage at pin 2 will become slightly greater than pin 3. This will cause the op amp output to sink current from the opto isolator diode, and control the SMPS block in a constant−voltage mode. The formulas for programming the output current and voltage are given below.

\[
I_{out} = \frac{V_{ref}}{\left(\frac{R3}{R4} + 1\right) R5}
\]

\[
V_{out} = \left(\frac{R1}{R2} + 1\right) V_{ref}
\]

With:  
\[
R3 = 30 \, k \Omega  \\
R4 = 1.2 \, k \Omega  \\
R5 = 0.1 \, \Omega  \\
I_{out} = 1.0 \, A
\]

With:  
\[
R1 = 4.7 \, k \Omega  \\
R2 = 3.6 \, k \Omega  \\
V_{out} = 6.0 \, V
\]

Figure 9. Constant−Current Constant−Voltage Switch Mode Battery Charger
NOTES:
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW STANDARD IS 751−07.

SOLDERING FOOTPRINT* 

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.