# Power Field Effect Transistor DPAK for Surface Mount

# N-Channel Enhancement-Mode Silicon Gate

This Power FET is designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

#### **Features**

- Silicon Gate for Fast Switching Speeds
- Low  $R_{DS(on)}$  0.3  $\Omega$  Max
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement V<sub>GS(th)</sub> = 4.0 V Max
- Surface Mount Package on 16 mm Tape
- Pb-Free Package is Available

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	150	Vdc
Drain-Gate Voltage ( $R_{GS}$ = 1.0 $M\Omega$ )	$V_{DGR}$	150	Vdc
	V <sub>GS</sub> V <sub>GSM</sub>	± 20 ± 40	Vdc Vpk
Drain Current – Continuous – Pulsed	I <sub>D</sub> I <sub>DM</sub>	6.0 20	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	20 0.16	W W/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C (Note 1)	P <sub>D</sub>	1.25 0.01	W W/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1) Derate above 25°C (Note 2)	P <sub>D</sub>	1.75 0.014	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance  - Junction-to-Case  - Junction-to-Ambient (Note 1)  - Junction-to-Ambient (Note 2)	$egin{array}{l} R_{ hetaJC} \ R_{ hetaJA} \ R_{ hetaJA} \end{array}$	6.25 100 71.4	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- When surface mounted to an FR4 board using the minimum recommended pad size.
- 2. When surface mounted to an FR4 board using 0.5 sq. in. drain pad size.




## ON Semiconductor®

## http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
150 V	0.3 Ω	6.0 A


#### **N-CHANNEL**





CASE 369C DPAK (Surface Mount) STYLE 2

## MARKING DIAGRAM & PIN ASSIGNMENTS



Y = Year WW = Work Week 6N15 = Device Code G = Pb-Free Package

## **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MTD6N15T4	DPAK	2500/Tape & Reel
MTD6N15T4G	DPAK (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic			Min	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (V	V <sub>(BR)DSS</sub>	150	-	Vdc	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = Rated V <sub>DSS</sub> , V <sub>GS</sub> = 0 Vdc) T <sub>J</sub> = 125°C				10 100	μAdc
Gate-Body Leakage Current, Forwar	d (V <sub>GSF</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSSF</sub>	-	100	nAdc
Gate-Body Leakage Current, Revers	e (V <sub>GSR</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSSR</sub>	_	100	nAdc
ON CHARACTERISTICS (Note 3)					
Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $T_J = 100$ °C	V <sub>GS(th)</sub>	2.0 1.5	4.5 4.0	Vdc	
Static Drain-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc)			_	0.3	Ω
Drain-Source On-Voltage ( $V_{GS}$ = 10 Vdc) ( $I_D$ = 6.0 Adc) ( $I_D$ = 3.0 Adc, $T_J$ = 100°C)			- -	1.8 1.5	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 3.0 Adc)			2.5	-	mhos
DYNAMIC CHARACTERISTICS		•		•	
Input Capacitance		C <sub>iss</sub>	-	1200	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz) (See Figure 11)	C <sub>oss</sub>	-	500	
Reverse Transfer Capacitance	, , ,	C <sub>rss</sub>	-	120	
SWITCHING CHARACTERISTICS*	$T_J = 100$ °C)				
Turn-On Delay Time		t <sub>d(on)</sub>	-	50	ns
Rise Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 3.0 Adc, R <sub>G</sub> = 50 Ω)	t <sub>r</sub>	-	180	
Turn-Off Delay Time	(See Figures 13 and 14)	t <sub>d(off)</sub>	-	200	
Fall Time		t <sub>f</sub>	-	100	
Total Gate Charge	(V <sub>DS</sub> = 0.8 Rated V <sub>DSS</sub> ,	Qg	15 (Typ)	30	nC
Gate-Source Charge	$I_D$ = Rated $I_D$ , $V_{GS}$ = 10 Vdc)	Q <sub>gs</sub>	8.0 (Typ)	-	
Gate-Drain Charge	(See Figure 12)	Q <sub>gd</sub>	7.0 (Typ)	-	
SOURCE-DRAIN DIODE CHARACT	TERISTICS*				
Forward On-Voltage		V <sub>SD</sub>	1.3 (Typ)	2.0	Vdc
Forward Turn-On Time	$(I_S = 6.0 \text{ Adc}, \text{ di/dt} = 25 \text{ A/}\mu\text{s}, \text{ V}_{GS} = 0 \text{ Vdc})$		Limited by stray inductan		uctance
Reverse Recovery Time		t <sub>rr</sub>	325 (Typ)	_	ns

<sup>3.</sup> Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.



## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation
With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On–Resistance Variation With Temperature

#### SAFE OPERATING AREA




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Resistance-General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 8 is applicable for both turn—on and turn—off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta,IC}}$$





Figure 10. Thermal Response



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

# **RESISTIVE SWITCHING**




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

# **DPAK (SINGLE GAUGE)**

CASE 369C ISSUE G

**DATE 31 MAY 2023** 








- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
  GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE DUTERMOST EXTREMES OF THE PLASTIC BODY.

  DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- OPTIONAL MOLD FEATURE.

DIM	INCHES		MILLIMETERS	
2111	MIN.	MAX.	MIN.	MAX.
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90	REF
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	








BOTTOM VIEW

5.80

BOTTOM VIEW ALTERNATE

CONSTRUCTIONS [0.228] 6.20 L2 GAUGE PLANE [0.244] 2.58 3.00 [0.102] [0.118] 1.60 [0.063] 6.17



STYLE 5: PIN 1. GATE


2. ANODE

3 CATHODE

ANODE

CW ROTATED 90°

## **GENERIC MARKING DIAGRAM\***



= Device Code
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb-Free Package

RECOMMENDED MOUNTING FOOTPRINT\* \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

[0.243]

STYLE 1: PIN 1. BASE STYLE 2: PIN 1. GATE STYLE 3: PIN 1. ANODE STYLE 4: PIN 1. CATHODE 2. COLLECTOR 2. DRAIN 2. CATHODE 2. ANODE 3 SOURCE 3 FMITTER 3 ANODE 3 GATE

COLLECTOR 4. DRAIN 4. CATHODE 4. ANODE STYLE 6: STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 8: STYLE 9: PIN 1. MT1 2. MT2

STYLE 10: PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE PIN 1. CATHODE 2. ANODE 3 CATHODE 3 FMITTER 3 RESISTOR ADJUST 4. COLLECTOR 4. CATHODE 4. ANODE CATHODE

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

3 GATE

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales