<u>onsemi.</u>

Low-Voltage CMOS Quad 2-Input Multiplexer

MC74LCX257

With 5.0 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX257 is a high performance, quad 2-input multiplexer with 3-state outputs operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5 V allows MC74LCX257 inputs to be safely driven from 5.0 V devices.

Four bits of data from two sources can be selected using the Select input. The four outputs present the selected data in the true (non-inverted) form. The outputs may be switched to a high impedance state by placing a logic HIGH on the Output Enable (\overline{OE}) input. Current drive capability is 24 mA at the outputs.

Features

- Designed for 2.3 to 3.6 V V_{CC} Operation
- 5.0 V Tolerant Interface Capability with 5.0 V TTL Logic
- Supports Live Insertion and Withdrawal
- I_{OFF} Specification Guarantees High Impedance When $V_{CC} = 0 V$
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance:
 - ♦ Human Body Model >2000 V
 - ♦ Machine Model >200 V
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant






SOIC-16 D SUFFIX CASE 751B

TSSOP-16 DT SUFFIX CASE 948F

MARKING DIAGRAM



(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.





Figure 1. Pinout: 16-Lead Plastic Package (Top View)





PIN NAMES

| Pins | Function |
|------|----------------------|
| l0n | Source 0 Data Inputs |
| l1n | Source 1 Data Inputs |
| ŌĒ | Output Enable Input |
| S | Select Input |
| Zn | Outputs |

TRUTH TABLE

| | Inp | Outputs | | |
|----|-----|---------|-----|----|
| OE | S | l0n | l1n | Zn |
| Н | Х | Х | Х | Z |
| L | Н | Х | L | L |
| L | Н | Х | н | н |
| L | L | L | Х | L |
| L | L | Н | Х | Н |

H = High Voltage Level

L = Low Voltage Level

X = High or Low Voltage Level and Transitions are Acceptable
 Z = High Impedance State

For ICC reasons, DO NOT FLOAT Inputs

MAXIMUM RATINGS

| Symbol | Parameter | Value | Condition | Units |
|------------------|----------------------------------|---|--------------------------------------|-------|
| V _{CC} | DC Supply Voltage | -0.5 to +7.0 | | V |
| VI | DC Input Voltage | $-0.5 \le V_{ } \le +7.0$ | | V |
| Vo | DC Output Voltage | $-0.5 \le V_{ } \le +7.0$ | Output in 3-State | V |
| | | $-0.5 \leq V_{\rm O} \leq V_{\rm CC} + 0.5$ | Output in HIGH or LOW State (Note 1) | V |
| I _{IK} | DC Input Diode Current | -50 | V _I < GND | mA |
| I _{OK} | DC Output Diode Current | -50 | V _O < GND | mA |
| | | +50 | V _O > V _{CC} | mA |
| Ι _Ο | DC Output Source/Sink Current | ±50 | | mA |
| I _{CC} | DC Supply Current Per Supply Pin | ±100 | | mA |
| I _{GND} | DC Ground Current Per Ground Pin | ±100 | | mA |
| T _{STG} | Storage Temperature Range | -65 to +150 | | °C |
| MSL | Moisture Sensitivity | | Level 1 | |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. I_O absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Туре | Max | Units |
|---------------------|---|------------|----------------------|------------------------|-------|
| V _{CC} | Supply Voltage Operating Data Retention Only | 2.0 1.5 | 2.5, 3.3 2.5, 3.3 | 3.6 3.6 | V |
| VI | Input Voltage | 0 | | 5.5 | V |
| V _O | Output Voltage (HIGH or LOW State) (3-State) | 0 0 | | V _{CC} 5.5 | V |
| I _{OH} | | | | -24 -12 -8 | mA |
| I _{OL} | $ LOW Level Output Current \\ V_{CC} = 3.0 V - 3.6 V \\ V_{CC} = 2.7 V - 3.0 V \\ V_{CC} = 2.3 V - 2.7 V $ | | | +24 +12 +8 | mA |
| T _A | Operating Free-Air Temperature | -40 | | +85 | °C |
| $\Delta t/\Delta V$ | Input Transition Rise or Fall Rate, V _{IN} from 0.8 V to 2.0 V, V _{CC} = 3.0 V | 0 | | 10 | ns/V |

ORDERING INFORMATION

| Device | Package | Shipping [†] | | |
|-----------------|-----------------------|-----------------------|--|--|
| MC74LCX257DR2G | SOIC-16 (Pb-Free) | 2500 Tape & Reel | | |
| MC74LCX257DTG | TSSOP-16 (Pb-Free) | 96 Units / Rail | | |
| MC74LCX257DTR2G | TSSOP-16 (Pb-Free) | 2500 Tape & Reel | | |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D.</u>

DC ELECTRICAL CHARACTERISTICS

| | | | T _A = −40°C | | | |
|------------------|---------------------------------------|--|------------------------|------|-------|--|
| Symbol | Characteristic | Condition | Min | Мах | Units | |
| VIH | HIGH Level Input Voltage (Note 2) | $2.3 \text{ V} \le \text{V}_{\text{CC}} \le 2.7 \text{ V}$ | 1.7 | | V | |
| | | $2.7 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$ | 2.0 | | | |
| VIL | LOW Level Input Voltage (Note 2) | $2.3 \text{ V} \le \text{V}_{\text{CC}} \le 2.7 \text{ V}$ | | 0.7 | V | |
| | | $2.7 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$ | | 0.8 | | |
| V _{OH} | HIGH Level Output Voltage | $2.3 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}; \text{ I}_{\text{OH}} = -100 \ \mu\text{A}$ | V _{CC} – 0.2 | | V | |
| | | $V_{CC} = 2.3 \text{ V}; \text{ I}_{OH} = -8 \text{ mA}$ | 1.8 | | | |
| | | $V_{CC} = 2.7 \text{ V}; I_{OH} = -12 \text{ mA}$ | 2.2 | | | |
| | | V _{CC} = 3.0 V; I _{OH} = -18 mA | 2.4 | | | |
| | | V _{CC} = 3.0 V; I _{OH} = -24 mA | 2.2 | | | |
| V _{OL} | LOW Level Output Voltage | $2.3 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.6 \text{ V}; \text{ I}_{\text{OL}} = 100 \ \mu\text{A}$ | | 0.2 | V | |
| | | V _{CC} = 2.3 V; I _{OL} = 8 mA | | 0.6 | | |
| | | V _{CC} = 2.7 V; I _{OL} = 12 mA | | 0.4 | | |
| | | V _{CC} = 3.0 V; I _{OL} = 16 mA | | 0.4 | | |
| | | V _{CC} = 3.0 V; I _{OL} = 24 mA | | 0.55 | | |
| I _{OZ} | 3-State Output Current | $\label{eq:VCC} \begin{array}{l} V_{CC} = 3.6 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL}, \\ V_{OUT} = 0 \text{ to } 5.5 \text{ V} \end{array}$ | | ±5 | μΑ | |
| I _{OFF} | Power Off Leakage Current | V_{CC} = 0, V_{IN} = 5.5 V or V_{OUT} = 5.5 V | | 10 | μA | |
| I _{IN} | Input Leakage Current | V_{CC} = 3.6 V, V_{IN} = 5.5 V or GND | | ±5 | μΑ | |
| I _{CC} | Quiescent Supply Current | V_{CC} = 3.6 V, V_{IN} = 5.5 V or GND | | 10 | μΑ | |
| ΔI_{CC} | Increase in I _{CC} per Input | $2.3 \le V_{CC} \le 3.6 \text{ V}; \text{ V}_{IH} = V_{CC} - 0.6 \text{ V}$ | | 500 | μA | |

2. These values of V_I are used to test DC electrical characteristics only.

AC CHARACTERISTICS t_R = t_F = 2.5 ns; R_L = 500 Ω

| | | | | Limits T _A = -40°C to +85°C | | | | | |
|--|--|----------|-----------------------|---|-------------------------|------------------------|------------------------------|------------------------|-------|
| | | | | | | | | | |
| | | | V _{CC} = 3.3 | V ± 0.3 V | V _{CC} = 2.7 V | | V_{CC} = 2.5 V \pm 0.2 V | | |
| | | | C _L = | C _L = 50 pF | | C _L = 50 pF | | C _L = 30 pF | |
| Symbol | Parameter | Waveform | Min | Max | Min | Max | Min | Max | Units |
| t _{PLH} t _{PHL} | Propagation Delay In to Zn | 1 | 1.5 1.5 | 6.0 6.0 | 1.5 1.5 | 6.5 6.5 | 1.5 1.5 | 7.2 7.2 | ns |
| t _{PLH} t _{PHL} | Propagation Delay S to Zn | 1, 2 | 1.5 1.5 | 7.0 7.0 | 1.5 1.5 | 8.5 8.5 | 1.5 1.5 | 9.1 9.1 | ns |
| t _{PZH} t _{PZL} | Output Enable Time to High and Low Level | 3 | 1.5 1.5 | 7.0 7.0 | 1.5 1.5 | 8.5 8.5 | 1.5 1.5 | 9.1 9.1 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time from High and Low Level | 3 | 1.5 1.5 | 5.5 5.5 | 1.5 1.5 | 6.0 6.0 | 1.5 1.5 | 6.6 6.6 | ns |
| t _{OSHL} t _{OSLH} | Output-to-Output Skew (Note 3) | | | 1.0 1.0 | | | | | ns |

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS


| | | | T _A = +25°C | | | |
|------------------|--|---|------------------------|--------------|-----|-------|
| Symbol | Characteristic | Condition | Min | Тур | Max | Units |
| V _{OLP} | Dynamic LOW Peak Voltage (Note 4) | $ \begin{array}{l} V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, \text{V}_{IH} = 3.3 \text{ V}, \text{V}_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V}, C_L = 30 \text{ pF}, \text{V}_{IH} = 2.5 \text{ V}, \text{V}_{IL} = 0 \text{ V} \end{array} $ | | 0.8 0.6 | | V |
| V _{OLV} | Dynamic LOW Valley Voltage (Note 4) | $ \begin{array}{l} {\sf V}_{CC} = 3.3 \; {\sf V}, \; {\sf C}_{L} = 50 \; {\sf pF}, \; {\sf V}_{IH} = 3.3 \; {\sf V}, \; {\sf V}_{IL} = 0 \; {\sf V} \\ {\sf V}_{CC} = 2.5 \; {\sf V}, \; {\sf C}_{L} = 30 \; {\sf pF}, \; {\sf V}_{IH} = 2.5 \; {\sf V}, \; {\sf V}_{IL} = 0 \; {\sf V} \end{array} $ | | -0.8 -0.6 | | V |

4. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS


| Symbol | Parameter | Parameter Condition | | Units |
|------------------|-------------------------------|---|----|-------|
| C _{IN} | Input Capacitance | V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC} | 7 | pF |
| C _{I/O} | Input/Output Capacitance | V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC} | 8 | pF |
| C _{PD} | Power Dissipation Capacitance | 10 MHz, V_{CC} = 3.3 V, V _I = 0 V or V _{CC} | 25 | pF |





WAVEFORM 1 - NON-INVERTING PROPAGATION DELAYS $t_{R} = t_{F} = 2.5$ ns, 10% to 90%; f = 1.0 MHz; $t_{W} = 500$ ns

WAVEFORM 2 - INVERTING PROPAGATION DELAYS $t_{R} = t_{F} = 2.5$ ns, 10% to 90%; f = 1.0 MHz; $t_{W} = 500$ ns



WAVEFORM 3 - OUTPUT ENABLE AND DISABLE TIMES $t_{R} = t_{F} = 2.5$ ns, 10% to 90%; f = 1.0 MHz; $t_{W} = 500$ ns

| | Vcc | | | | | | |
|-----------------|-------------------------|-------------------------|--------------------------|--|--|--|--|
| Symbol | 3.3 V \pm 0.3 V | 2.7 V | $2.5~V\pm0.2~V$ | | | | |
| Vmi | 1.5 V | 1.5 V | Vcc/2 | | | | |
| Vmo | 1.5 V | 1.5 V | Vcc/2 | | | | |
| V _{HZ} | V _{OL} + 0.3 V | V _{OL} + 0.3 V | V _{OL} + 0.15 V | | | | |
| V _{LZ} | V _{OH} – 0.3 V | V _{OH} – 0.3 V | V _{OH} – 0.15 V | | | | |

Figure 3. AC Waveforms



MILLIMETERS

NOM

1.55

0.18

1.37

0.42

0.22

9.90 BSC

MIN

1.35

0.10

1.25

0.35

0.19

DIM

А

Α1

A2

b

С

D

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

DATE 18 OCT 2024

MAX

1.75

0.25


1.50


0.49


0.25


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION.











ECOMMENDED MOUNTING FOOTPRINT *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

| DOCUMENT NUMBER: | 98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | |
|------------------|---|------|-------------|--|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.37 1 | .27P | PAGE 1 OF 2 | | |
| | | | | | |

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*

| 16 | A | H | A. | - A | - A | A | A. | Æ | | |
|----|---|--------|----|-----|-----|-----|----|---|--|--|
| | | XX) | | | | | | | | |
| | | XX | XX | XX | XX | XX) | XX | x | | |
| | 0 | AWLYWW | | | | | | | | |
| 1 | H | H | Н | Н | Н | Н | Н | Ъ | | |

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1: | | STYLE 2: | | STYLE 3: | | STYLE 4: | |
|---|--|---|---|---|--|-----------------------|---------------|
| PIN 1. | | PIN 1. | | PIN 1. | COLLECTOR, DYE #1 | PIN 1. | |
| 2. | | 2. | ANODE | 2. | BASE, #1 | 2. | |
| 3. | EMITTER | 3. | NO CONNECTION | 3. | EMITTER, #1 | 3. | •••• |
| 4. | NO CONNECTION | 4. | CATHODE | 4. | COLLECTOR, #1 | 4. | |
| 5. | | 5. | CATHODE | 5. | COLLECTOR, #2 | 5. | COLLECTOR, #3 |
| 6. | | 6. | NO CONNECTION | 6. | BASE, #2 | 6. | COLLECTOR, #3 |
| 7. | COLLECTOR | 7. | ANODE | 7. | EMITTER, #2 | 7. | COLLECTOR, #4 |
| 8. | COLLECTOR | 8. | CATHODE | 8. | COLLECTOR, #2 | 8. | COLLECTOR, #4 |
| 9. | BASE | 9. | CATHODE | 9. | COLLECTOR, #3 | 9. | BASE, #4 |
| 10. | EMITTER | 10. | ANODE | 10. | BASE, #3 | 10. | EMITTER, #4 |
| 11. | NO CONNECTION | 11. | NO CONNECTION | 11. | EMITTER, #3 | 11. | BASE, #3 |
| 12. | EMITTER | 12. | CATHODE | 12. | COLLECTOR, #3 | 12. | EMITTER, #3 |
| 13. | BASE | 13. | CATHODE | 13. | COLLECTOR, #4 | 13. | BASE, #2 |
| 14. | COLLECTOR | 14. | NO CONNECTION | 14. | BASE, #4 | 14. | EMITTER, #2 |
| 15. | EMITTER | 15. | ANODE | 15. | EMITTER, #4 | 15. | BASE, #1 |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, #4 | 16. | EMITTER, #1 |
| | | | | | | | |
| | | | | | | | |
| STVLE 5 | | STVLE 6 | | STVLE 7 | | | |
| STYLE 5: PIN 1 | DRAIN DYE #1 | STYLE 6: PIN 1 | CATHODE | STYLE 7: PIN 1 | SOURCE N-CH | | |
| PIN 1. | DRAIN, DYE #1 DRAIN #1 | PIN 1. | CATHODE | PIN 1. | SOURCE N-CH | h | |
| PIN 1. 2. | DRAIN, #1 | PIN 1. 2. | CATHODE | PIN 1. 2. | COMMON DRAIN (OUTPUT | | |
| PIN 1. 2. 3. | DRAIN, #1 DRAIN, #2 | PIN 1. 2. 3. | CATHODE CATHODE | PIN 1. 2. 3. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT | | |
| PIN 1. 2. 3. 4. | DRAIN, #1 DRAIN, #2 DRAIN, #2 | PIN 1. 2. 3. 4. | CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH |) | |
| PIN 1. 2. 3. 4. 5. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 | PIN 1. 2. 3. 4. 5. | CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT |) | |
| PIN 1. 2. 3. 4. 5. 6. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 | PIN 1. 2. 3. 4. 5. 6. | CATHODE CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. 6. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |)) | |
| PIN 1. 2. 3. 4. 5. 6. 7. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 | PIN 1. 2. 3. 4. 5. 6. 7. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. 6. 7. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |)) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #4 DRAIN, #4 | PIN 1. 2. 3. 4. 5. 6. 7. 8. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH |)) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH |))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT |))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |)))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |)))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH |))))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |))))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 13. 14. 15. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |))))) | |

| DOCUMENT NUMBER: | 98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|---|--|-------------|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.37 1.27P | | PAGE 2 OF 2 | |
| | | | | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi



*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98ASH70247A | the Document Repository. COPY" in red. | | | | | | |
|---|-------------|---|-------------|--|--|--|--|--|
| DESCRIPTION: | TSSOP-16 | | PAGE 1 OF 1 | | | | | |
| | | | | | | | | |
| onsemi and OOSEMI are trademarks of Semiconductor Components Industries 11 C dba onsemi or its subsidiaries in the United States and/or other countries onsemi reserves | | | | | | | | |

onsemi and OI ISCI III are trademarks or Semiconductor Components industries, LLC data onsemi or its subsidiaries in the United States and/or other countries. Onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights or the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>