ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## MC74ACT323

## 8-Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

The MC74ACT323 is an 8-bit universal shift/storage register with3-state outputs. Its function is similar to the MC74ACT299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for $\mathrm{Q}_{0}$ and $\mathrm{Q}_{7}$ to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- TTL Compatible Inputs

ON Semiconductor ${ }^{\text {TM }}$
http://onsemi.com


| L, WL | $=$ | Wafer Lot |
| :--- | :--- | :--- |
| Y, YY | $=$ | Year |

W, WW = Work Week

ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| MC74ACT323N | PDIP-20 | 18 Units/Rail |
| MC74ACT323DW | SOIC-20 | 38 Units/Rail |
| MC74ACT323DWR2 | SOIC-20 | 1000 Tape \& Reel |
| MC74ACT323DT | TSSOP-20 | 75 Units/Rail |
| MC74ACT323DTR2 | TSSOP-20 | 2500 Tape \& Reel |

## MC74ACT323



Figure 1. Pinout: 20-Lead Packages Conductors (Top View)

## PIN ASSIGNMENT

| PIN | FUNCTION |
| :--- | :--- |
| CP | Clock Pulse Input |
| $\mathrm{DS}_{0}$ | Serial Data Input for Right Shift |
| $\mathrm{DS}_{7}$ | Serial Data Input for Left Shift |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Mode Select Inputs |
| $\overline{\mathrm{SR}}$ | Synchronous Master Reset |
| $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}$ | 3-State Output Enable Inputs |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Multipled Parallel Data Inputs or <br> 3-State Parallel Data Outputs |
| $\mathrm{Q}_{0}, \mathrm{Q}_{7}$ | Serial Outputs |



Figure 3. Logic Symbol
TRUTH TABLE

| Inputs |  |  |  | Response |
| :---: | :---: | :---: | :---: | :---: |
| SR | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | CP |  |
| L | X | X | 」 | Synchronous Reset; $Q_{0}-Q_{7}=$ LOW |
| H | H | H | $\checkmark$ | Parallel Load; $\mathrm{I} / \mathrm{O}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ |
| H | L | H | 」 | Shift Right; $\mathrm{DS}_{0} \rightarrow \mathrm{Q}_{0}, \mathrm{Q}_{0} \rightarrow \mathrm{Q}_{1}$, etc. |
| H | H | L | $\checkmark$ | Shift Left; $\mathrm{DS}_{7} \rightarrow \mathrm{Q}_{7}, \mathrm{Q}_{7} \rightarrow \mathrm{Q}_{6}$, etc. |
| H | L | L | X | Hold |

[^1]

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 2. LOGIC DIAGRAM

## MC74ACT323

## FUNCTIONAL DESCRIPTION

The MC74ACT323 contains eight edge- triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by $\mathrm{S}_{0}$ and $S_{1}$ as shown in the Mode Select Table. All flip-flop outputs are brought out through 3 state buffers to separate $\mathrm{I} / \mathrm{O}$ pins that also serve as data inputs in the parallel load mode. $\mathrm{Q}_{0}$ and $\mathrm{Q}_{7}$ are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{\mathrm{SR}}$ overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP.

All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP , are observed.
A HIGH signal on either $\overline{\mathrm{OE}}_{1}$ or $\overline{\mathrm{OE}}_{2}$ disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both $S_{0}$ and $S_{1}$ in preparation for a parallel load operation.

MAXIMUM RATINGS (Note 1)

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{1}$ | DC Input Voltage | $-0.5 \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | DC Output Voltage (Note 2) | $-0.5 \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Input Diode Current | - $\pm 20$ | mA |
| IOK | DC Output Diode Current | - $\pm 50$ | mA |
| $\mathrm{I}_{0}$ | DC Output Sink/Source Current | $\pm 50$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current per Output Pin | $\pm 50$ | mA |
| $\mathrm{I}_{\text {GND }}$ | DC Ground Current per Output Pin | $\pm 50$ | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead temperature, 1 mm from Case for 10 Seconds | 260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature under Bias | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal resistance | $\begin{gathered} \hline 67 \\ 96 \\ 128 \end{gathered}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air at $85^{\circ} \mathrm{C}$ | $\begin{aligned} & \hline 750 \\ & 500 \\ & 450 \end{aligned}$ | mW |
| MSL | Moisture Sensitivity | Level 1 |  |
| $\mathrm{F}_{\mathrm{R}}$ | Flammability Rating Oxygen Index: 30\% - 35\% | UL 94 V-0 @ 0.125 in |  |
| $\mathrm{V}_{\text {ESD }}$ | ESD Withstand VoltageHuman Body Model (Note 3) <br> Machine Model (Note 4) <br> Charged Device Model (Note 5) |  | V |
| ILatch-Up | Latch-Up Performance Above $\mathrm{V}_{\mathrm{CC}}$ and Below GND at $85{ }^{\circ} \mathrm{C}$ (Note 6) | $\pm 100$ | mA |

1. Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Extended exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum-rated conditions is not implied.
2. Io absolute maximum rating must be observed.
3. Tested to EIA/JESD22-A114-A.
4. Tested to EIA/JESD22-A115-A.
5. Tested to JESD22-C101-A.
6. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Input Voltage (Referenced to GND) | 4.5 |  | 5.5 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature, All Package Types | -40 | 25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time (Note 8) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 0 | 10 | 10 |
|  |  | $\mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 0 | $\mathrm{~ns} / \mathrm{V}$ |  |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature (PDIP) |  |  | 140 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current - High |  |  | -24 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Current - Low |  |  | 24 | mA |

7. Unused Inputs may not be left open. All inputs must be tied to a high voltage level or low logic voltage level.
8. $\mathrm{V}_{\text {in }}$ from 0.8 V to 2.0 V ; refer to individual Data Sheets for devices that differ from the typical input rise and fall times.

## DC CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\begin{aligned} \mathrm{T}_{\mathrm{A}} & =-40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Guaranteed Limits |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ \hline \end{gathered}$ |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Maximum Low Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | 0.8 <br> 0.8 | $\mathrm{V}$ | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \\ & V_{C C}-0.1 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.49 \\ & 5.49 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{array}{r} 4.4 \\ 5.4 \end{array}$ | $V$ | IOUT $=-50 \mu \mathrm{~A}$ |  |
|  |  |  |  | $\begin{array}{\|r\|} \hline 3.86 \\ 4.86 \\ \hline \end{array}$ | $\begin{aligned} & 3.76 \\ & 4.76 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}} \end{aligned}$ | $\begin{gathered} \hline-24 \mathrm{~mA} \\ -24 \mathrm{~mA} \\ \hline \end{gathered}$ |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0.001 \\ 0.001 \\ \hline \end{array}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | IOUT $=50 \mu \mathrm{~A}$ |  |
|  |  | $\begin{array}{\|l\|} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ | 1 | $\begin{array}{\|l\|} \hline 0.36 \\ 0.36 \\ \hline \end{array}$ | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { *V }_{\text {IN }}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & -24 \mathrm{~mA} \\ & -24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{IN}}$ | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |  |
| $\Delta \mathrm{I}_{\text {CCT }}$ | Additional Maximum $\mathrm{I}_{\mathrm{CC}} /$ Input | 5.5 | 0.6 |  | 1.5 | mA | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V}$ |  |
| loz | Maximum 3-State Current |  |  | $\pm 0.5$ | $\pm 5.0$ | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I}(O E)=V_{\mathrm{IL}}, V_{\mathrm{IH}} \\ & V_{I}=V_{\mathrm{CC}}, G N D \\ & V_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, G N D \end{aligned}$ |  |
| $\begin{aligned} & \text { IOLD } \\ & \mathrm{IOHD}_{\mathrm{OHD}} \end{aligned}$ | $\dagger$ Minimum Dynamic Output Current | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ |  |  | $\begin{gathered} 75 \\ -75 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OLD}}=1.65 \mathrm{~V} \text { Max } \\ & \mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V} \mathrm{Min} \end{aligned}$ |  |
| $\mathrm{I}_{\text {cc }}$ | Maximum Quiescent Supply Current | 5.5 |  | 8.0 | 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |

*All outputs loaded; thresholds on input associated with output under test.
$\dagger$ Maximum test duration 2.0 ms , one output loaded at a time.

AC CHARACTERISTICS $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}$ (For Figures and Waveforms, See Figures 4 and 5.)

| Symbol | Parameter |  | $\mathrm{V}_{\mathrm{cc}}{ }^{*}(\mathrm{~V})$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Input Frequency |  |  | 5.0 | 120 | 125 |  | 110 |  | MHz |
| tpLH | Propagation Delay | $C P$ to $Q_{0 \text { or }} Q_{7}$ | 5.0 | 5.0 | 9.0 | 12.5 | 4.0 | 14 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay | $C P$ to $Q_{0}$ or $Q_{7}$ | 5.0 | 5.0 | 9.0 | 13.5 | 4.5 | 15 | ns |
| tpLH | Propagation Delay | CP to $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ | 5.0 | 5.0 | 8.5 | 12.5 | 4.5 | 14.5 | ns |
| $\mathrm{t}_{\text {PZH }}$ | Output Enable Time |  | 5.0 | 3.5 | 7.5 | 11 | 3.0 | 12.5 | ns |
| tpzL | Output Enable Time |  | 5.0 | 3.5 | 7.5 | 11.5 | 3.0 | 13 | ns |
| tPHZ | Output Disable Time |  | 5.0 | 4.0 | 8.5 | 12.5 | 3.0 | 13.5 | ns |
| tplz | Output Disable Time |  | 5.0 | 3.0 | 8.0 | 11.5 | 2.5 | 12.5 | ns |

*Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## AC OPERATING REQUIREMENTS

| Symbol | Parameter |  | $V_{C c^{*}}(V)$ |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Guaranteed Minimum |  |  |
| $\mathrm{t}_{\text {s }}$ | Setup Time, HIGH or LOW | $S_{0}$ or $S_{1}$ to CP |  | 5.0 | 2.0 | 5.0 | 5.0 | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold Time, HIGH or LOW | $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to CP | 5.0 | 0 | . 5 | - 1.5 | ns |
| $\mathrm{t}_{\text {s }}$ | Setup Time, HIGH or LOW | $1 / \mathrm{O}_{\mathrm{n}}, \mathrm{DS}_{0}, \mathrm{DS}_{7}$ to CP | 5.0 | 1.0 | 4.0 | 4.5 | ns |
| $t_{\text {h }}$ | Hold Time, HIGH or LOW | $\mathrm{I} / \mathrm{O}_{\mathrm{n},}, \mathrm{DS}_{0}, \mathrm{DS}_{7}$ to CP | 5.0 | 0 | 1.0 | 1.0 | ns |
| $\mathrm{t}_{\text {s }}$ | Setup Time, HIGH or LOW | SR to CP | 5.0 | 1.0 | 2.5 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold Time, HIGH or LOW | $\square \overline{\mathrm{SR}}$ to CP | 5.0 | 0 | 1.0 | 1.0 | ns |
| $\mathrm{t}_{\mathrm{w}}$ | CP Pulse Width | HIGH or LOW | 5.0 | 2.0 | $\square 4.0$ | 4.5 | ns |

*Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

CAPACITANCE

| Symbol |  | Value <br> Typ | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | 170 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

## SWITCHING WAVEFORMS



Figure 4.


Figure 6.

Figure 5.


Figure 7.


Figure 8.

*Includes all probe and jig capacitance

Figure 9. Test Circuit

## PACKAGE DIMENSIONS

PDIP-20<br>N SUFFIX<br>20 PIN PLASTIC DIP PACKAGE<br>CASE 738-03<br>ISSUE E



## MC74ACT323

## PACKAGE DIMENSIONS <br> TSSOP-20 <br> DT SUFFIX <br> 20 PIN PLASTIC TSSOP PACKAGE <br> CASE 948E-02 <br> ISSUE A



ON Semiconductor and (011 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canad
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

[^1]:    $\mathrm{H}=\mathrm{HIGH}$ Voltage Level $\mathrm{X}=$ Immaterial
    L = LOW Voltage Level $\quad 5=$ LOW-to-HIGH Clock Transition

