

Dual 64-Bit Static Shift Register MC14517B

The MC14517B dual 64-bit static shift register consists of two identical, independent, 64-bit registers. Each register has separate clock and write enable inputs, as well as outputs at bits 16, 32, 48, and 64. Data at the data input is entered by clocking, regardless of the state of the write enable input. An output is disabled (open circuited) when the write enable input is high. During this time, data appearing at the data input as well as the 16-bit, 32-bit, and 48-bit taps may be entered into the device by application of a clock pulse. This feature permits the register to be loaded with 64 bits in 16 clock periods, and also permits bus logic to be used. This device is useful in time delay circuits, temporary memory storage circuits, and other serial shift register applications.

Features

- Diode Protection on All Inputs
- Fully Static Operation
- Output Transitions Occur on the Rising Edge of the Clock Pulse
- Exceedingly Slow Input Transition Rates May Be Applied to the Clock Input
- 3-State Output at 64th-Bit Allows Use in Bus Logic Applications
- Shift Registers of any Length may be Fully Loaded with 16 Clock Pulses
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

| Parameter | Symbol | Value | Unit |
|---|------------------------------------|----------------------------------|------|
| DC Supply Voltage Range | V_{DD} | -0.5 to +18.0 | V |
| Input or Output Voltage Range (DC or Transient) | V _{in} , V _{out} | -0.5 to V _{DD} + 0.5 | ٧ |
| Input or Output Current (DC or Transient) per Pin | I _{in} , I _{out} | ±10 | mA |
| Power Dissipation per Package (Note 2) | P_{D} | 500 | mW |
| Operating Temperature Range | T _A | -55 to +125 | °C |
| Storage Temperature Range | T _{stg} | -65 to +150 | °C |
| Lead Temperature (8-Second Soldering) | T_L | 260 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. Operating the device outside its recommended conditions, but still within its maximum rated limits may not cause immediate damage. However, doing so can lead to reduced performance, unpredictable behavior, and potentially shorten the device's lifespan or reliability.


2. Temperature Derating: Plastic "D/DW" Package: –7.0 mW/°C From 65 °C to 125 °C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



MARKING DIAGRAM



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

G = Pb-Free Package

PIN ASSIGNMENT

| | | | - |
|-------------------|----|----|------------------|
| Q16 _A | 1● | 16 | V _{DD} |
| Q48 _A | 2 | 15 | Q16 _B |
| WE _A | 3 | 14 | Q48 _B |
| C _A | 4 | 13 | WE _B |
| Q64 _A | 5 | 12 | СВ |
| Q32 _A | 6 | 11 | Q64 _B |
| D _A [| 7 | 10 | Q32 _B |
| V _{SS} [| 8 | 9 | D _B |
| | | | |

ORDERING INFORMATION

| De | vice | Package | Shipping [†] |
|---------|---------|-------------------------|-----------------------|
| NLV1451 | 7BDWR2G | SOIC-16 WB (Pb-Free) | 1000 / Tape & Reel |
| MC14517 | 7BDWR2G | SOIC-16 WB (Pb-Free) | 1000 / Tape & Reel |

DISCONTINUED (Note 1)

| MC14517BDWG | | 47 Units/Rail |
|-------------|-----------|---------------|
| | (Pb-Free) | |

- For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
- DISCONTINUED: This device is not recommended for new design. Please contact your onsemi representative for information. The most current information on this device may be available on www.onsemi.com.

FUNCTIONAL TRUTH TABLE (X = Don't Care)

| Clock | Write Enable | Data | 16-Bit Tap | 32-Bit Tap | 48-Bit Tap | 64-Bit Tap |
|-------|-----------------|---------------------------|------------------------------------|------------------------------------|------------------------------------|--------------------------------|
| 0 | 0 | Х | Content of 16-Bit Displayed | Content of 32-Bit Displayed | Content of 48-Bit Displayed | Content of 64-Bit Displayed |
| 0 | 1 | Х | High Impedance | High Impedance | High Impedance | High Impedance |
| 1 | 0 | Х | Content of 16-Bit Displayed | Content of 32-Bit Displayed | Content of 48-Bit Displayed | Content of 64-Bit Displayed |
| 1 | 1 | Х | High Impedance | High Impedance | High Impedance | High Impedance |
| | 0 | Data entered into 1st Bit | Content of 16-Bit Displayed | Content of 32-Bit Displayed | Content of 48-Bit Displayed | Content of 64-Bit Displayed |
| | 1 | Data entered into 1st Bit | Data at tap entered into 17-Bit | Data at tap entered into 33-Bit | Data at tap entered into 49-Bit | High Impedance |
| ~ | 0 | Х | Content of 16-Bit Displayed | Content of 32-Bit Displayed | Content of 48-Bit Displayed | Content of 64-Bit Displayed |
| ~ | 1 | Х | High Impedance | High Impedance | High Impedance | High Impedance |

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

| | | | -55 | s °C | | 25 °C | | 125 | °C | |
|---|-----------------|------------------------|---|----------------------|-------------------------------|--------------------------------|----------------------|-------------------------------|----------------------|------|
| Characteristic | Symbol | V _{DD} Vdc | Min | Max | Min | Typ (Note 2) | Max | Min | Max | Unit |
| Output Voltage "0" Level $V_{in} = V_{DD}$ or 0 | V _{OL} | 5.0 10 15 | - - - | 0.05 0.05 0.05 | - - - | 0 0 0 | 0.05 0.05 0.05 | - - - | 0.05 0.05 0.05 | Vdc |
| V_{in} = 0 or V_{DD} "1" Level | V _{OH} | 5.0 10 15 | 4.95 9.95 14.95 | 1 1 1 | 4.95 9.95 14.95 | 5.0 10 15 | 1 1 1 | 4.95 9.95 14.95 | 1 1 1 | Vdc |
| Input Voltage "0" Level (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc) | V _{IL} | 5.0 10 15 | - - - | 1.5 3.0 4.0 | | 2.25 4.50 6.75 | 1.5 3.0 4.0 | | 1.5 3.0 4.0 | Vdc |
| "1" Level ($V_O = 0.5 \text{ or } 4.5 \text{ Vdc}$) ($V_O = 1.0 \text{ or } 9.0 \text{ Vdc}$) ($V_O = 1.5 \text{ or } 13.5 \text{ Vdc}$) | V _{IH} | 5.0 10 15 | 3.5 7.0 11 | 1 1 1 | 3.5 7.0 11 | 2.75 5.50 8.25 | 1 1 1 | 3.5 7.0 11 | 111 | Vdc |
| Output Drive Current | I _{OH} | 5.0 5.0 10 15 | -3.0 -0.64 -1.6 -4.2 | 1 1 1 | -2.4 -0.51 -1.3 -3.4 | -4.2 -0.88 -2.25 -8.8 | 1 1 1 1 | -1.7 -0.36 -0.9 -2.4 | 1 1 1 1 | mAdc |
| $(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$ | l _{OL} | 5.0 10 15 | 0.64 1.6 4.2 | 1 1 1 | 0.51 1.3 3.4 | 0.88 2.25 8.8 | 1 1 1 | 0.36 0.9 2.4 | 1 1 1 | mAdc |
| Input Current | l _{in} | 15 | _ | ±0.1 | _ | ±0.00001 | ±0.1 | _ | ±1.0 | μAdc |
| Input Capacitance (V _{in} = 0) | C _{in} | ı | _ | - | _ | 5.0 | 7.5 | _ | - | pF |
| Quiescent Current (Per Package) | I _{DD} | 5.0 10 15 | - - - | 5.0 10 20 | - - - | 0.005 0.010 0.015 | 5.0 10 20 | - - - | 150 300 600 | μAdc |
| Total Supply Current (Note 4, 5) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching) | I _T | 5.0 10 15 | $I_{T} = (8.8 \mu\text{A/kHz}) \text{f} + I_{DD}$ | | | μAdc | | | | |
| Three-State Leakage Current | I _{TL} | 15 | _ | ±0.1 | _ | ±0.0001 | ±0.1 | _ | ±3.0 | μAdc |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 3. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
- The formulas given are for the typical characteristics only at 25 °C.
 To calculate total supply current at loads other than 50 pF: I_T(C_L) = I_T(50 pF) + (C_L 50) Vfk where: I_T is in μA (per package), C_L in pF, V = (V_{DD} V_{SS}) in volts, f in kHz is input frequency, and k = 0.004.

SWITCHING CHARACTERISTICS (Note 6) (CL = 50 pF, T_A = 25 °C)

| Characteristic | Symbol | V _{DD} | Min | Typ (Note 7) | Max | Unit |
|---|-------------------------------------|-----------------|-------------------|-------------------|-------------------|------|
| Output Rise and Fall Time t_{TLH} , t_{THL} = (1.5 ns/pF) C_L + 25 ns t_{TLH} , t_{THL} = (0.75 ns/pF) C_L + 12.5 ns t_{TLH} , t_{THL} = (0.65 ns/pF) C_L + 9.5 ns | t _{TLH} , t _{THL} | 5.0 10 15 | - - - | 100 50 40 | 200 100 80 | ns |
| Propagation Delay Time $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 390 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 177 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 115 \text{ ns}$ | t _{PLH} , t _{PHL} | 5.0 10 15 | 1 1 1 | 475 210 140 | 770 300 215 | ns |
| Clock Pulse Width | t _{WH} | 5.0 10 15 | 330 125 100 | 170 75 60 | | ns |
| Clock Pulse Frequency | f _{cl} | 5.0 10 15 | - - - | 3.0 6.7 8.3 | 1.5 4.0 5.3 | MHz |
| Clock Pulse Rise and Fall Time | t _{TLH} , t _{THL} | 5.0 10 15 | See (Note 8) | | | - |
| Data to Clock Setup Time | t _{su} | 5.0 10 15 | 0 10 15 | - 40 - 15 0 | - - - | ns |
| Data to Clock Hold Time | t _h | 5.0 10 15 | 150 75 35 | 75 25 10 | - - - | ns |
| Write Enable to Clock Setup Time | t _{su} | 5.0 10 15 | 400 200 110 | 170 65 50 | - - - | ns |
| Write Enable to Clock Release Time | t _{rel} | 5.0 10 15 | 380 180 100 | 160 55 40 | 1 1 1 | ns |

- 6. The formulas given are for the typical characteristics only at 25 °C.
 7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 8. When shift register sections are cascaded, the maximum rise and fall time of the clock input should be equal to or less than the rise and fall time of the data outputs, driving data inputs, plus the propagation delay of the output driving stage.





Figure 1. Power Dissipation Test Circuit and Waveform



(Output being tested should be in the high-logic state)

Figure 2. Typical Output Source Current Characteristics Test Circuit

(Output being tested should be in the low-logic state)

Figure 3. Typical Output Sink Current Characteristics Test Circuit





Figure 4. AC Test Waveforms



REVISION HISTORY

| Revision | Description of Changes | Date |
|----------|---|-----------|
| 10 | Rebranded the Data Sheet to onsemi format. MC14517BDWG OPN marked as Discontinued. | 10/3/2025 |

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.








SOIC-16 WB CASE 751G ISSUE E

DATE 08 OCT 2021













DETAIL A




ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

MILLIMETERS



RECOMMENDED MOUNTING FOOTPRINT

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB42567B | Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|-------------|--|-------------|--|--|
| DESCRIPTION: | SOIC-16 WB | | PAGE 1 OF 1 | | |

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales