16-Bit to 32-Bit Multiplexer/ Demultiplexer Bus Switch with -2 V Undershoot Protection

FSTU32160

General Description

The ON Semiconductor Switch FSTU32160 is a 16–bit to 32–bit highspeed CMOS TTL–compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be used in applications where two buses need to be addressed simultaneously. The FSTU32160 is designed so that the A Port demultiplexes into B_1 or B_2 or both. The A and B Ports have "undershoot hardened" circuit protection to support an extended range to 2.0 V below ground. The integrated Undershoot Hardened Circuit senses undershoot at the I/O's, and responds by preventing voltage differentials from developing and turning on the switch.

Two select (S_1, S_2) inputs provide switch enable control. When S_1 , S_2 are HIGH, the device precharges the B Port to a selectable bias voltage (Bias V) to minimize live insertion noise.

Features

- Undershoot hardened to -2 V (A and B Ports)
- Slower Output Enable Times prevent Signal Disruption
- 4 Ω Switch Connection between Two Ports
- Minimal Propagation Delay through the Switch
- Low I_{CC}
- Zero Bounce in Flow-through Mode
- Control Inputs Compatible with TTL Level
- See Application Note AN-5008 for Details
- This Device is Pb–Free and is RoHS Compliant

PIN DESCRIPTIONS

Pin Name	Description
S ₁ , S ₂	Select Inputs
A	Bus A
B ₁ , B ₂	Bus B

TRUTH TABLE

Inp	uts	
S ₁	S ₂	Function
L	Н	x A = x B ₁
Н	L	$x A = x B_2$
L	L	$x A = x B_1 and x B_2$
Н	н	x B ₁ , x B ₂ = BiasV



ON Semiconductor®

www.onsemi.com

TSSOP56 14x6.1 CASE 948BR

CONNECTION DIAGRAM

		<u> </u>		1
1 B ₁ —	1	\bigcirc	56	— 1A
2B ₁ —	2		55	— 1 B ₂
2A 🗕	3		54	2B ₂
3B, 🗕	4		53	<u> </u>
4B1 —	5		52	— 3B ₂
4A —	6		51	— 4B ₂
5B1 —	7		50	— 5A
6В ₁ —	8		49	— 5B ₂
6A —	9		48	— 6 B ₂
78 ₁ —	10		47	— 7A
8B1 —	11		46	— 7В ₂
8A —	12		45	— 8B ₂
GND —	13		44	— GND
v _{cc} —	14		43	— v _{cc}
9B ₁ —	15		42	— 9A
10B ₁ —	16		41	— 9B ₂
10A —	17		40	— 10B ₂
1 1 B ₁ —	18		39	— 11A
12B ₁ —	19		38	— 118 ₂
12A —	20		37	— 12B ₂
13B ₁ —	21		36	— 13A
14B ₁ —	22		35	— 1 3 B ₂
14A —	23		34	— 14B ₂
158 ₁ —	24		33	— 15A
16B ₁ —	25		32	— 158 ₂
16A —	26		31	— 16B ₂
BIAS V ₁ —	27		30	BIAS V
s ₁ _	28		29	<u> </u>

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

FSTU32160




Figure 1. Logic Diagram

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rating	Units
Supply Voltage	V _{CC}		-0.5 to 7.0	V
DC Switch Voltage	VS	Note 1	-2.0 to 7.0	V
BiasV Voltage Range			-0.5 to 7.0	V
DC Input Control Pin Voltage	V _{IN}	Note 2	-0.5 to 7.0	V
DC Input Diode Current	IIK	V _{IN} < 0 V	-50	mA
DC Output Current	I _{OUT}		128	mA
DC V _{CC} /GND Current	I _{CC} /I _{GND}		±100	mA
Storage Temperature Range	T _{STG}		-65 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. V_S is the voltage observed/applied at either the A or B Ports across the switch.

2. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

RECOMMENDED OPERATING CONDITIONS (Note 3)

Parameter	Symbol	Conditions	Rating	Units
Power Supply Operating	V _{CC}		4.0 to 5.5	V
Precharge Supply	BiasV		1.5 to V_{CC}	V
Input Voltage	V _{IN}		0 to 5.5	V
Output Voltage	V _{OUT}		0 to 5.5	V
Input Rise and Fall Time	t _r /t _f	Switch Control Input	0 to 5	ns/V
		Switch I/O	0 to DC	
Free Air Operating Temperature	T _A		-40 to 85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 3. Unused control inputs must be held HIGH or LOW. They may not float.

ORDERING INFORMATION

Part Number	Package	Shipping [†]
FSTU32160MTDX	TSSOP56 14x6.1, JEDEC MO-153, 6.1 mm Wide (Pb-Free)	1000 units / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

FSTU32160

			TA	= -40 °C to +85	5 °C		
Symbol	Parameter	V _{CC} (V)	Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V _{IH}	HIGH Level Input Voltage	4.0–5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0–5.5			0.8	V	
I _I	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5 V$
		0			10	μΑ	V _{IN} = 5.5 V
Ι _Ο	Output Current	4.5	0.25			mA	$\begin{array}{l} \text{BiasV} = 2.4 \text{ V}, \text{S}_{\text{X}} = 2.0 \text{ V} \\ \text{B}_{\text{X}} = 0 \end{array}$
I _{OZH} , I _{OZL}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, \le V_{CC}, V$ BiasV ₁ = BiasV ₂ = 5.5 V
I _{OZH} , I _{OZL}	OFF–STATE Leakage Current	5.5			±1.0	μΑ	$0 \le B, \le V_{CC}, V$ BiasV ₁ = BiasV ₂ = FLOATING
		4.5		4	7	Ω	V _{IN} = 0 V, I _{IN} = 64 mA
R _{ON}	Switch On Resistance (Note 5)	4.5		4	7	Ω	V _{IN} = 0 V, I _{IN} = 30 mA
		4.5		8	14	Ω	V _{IN} = 2.4 V, I _{IN} = 15 mA
		4.0		11	20	Ω	V _{IN} = 2.4 V, I _{IN} = 15 mA
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4 V Other inputs at V _{CC} or GND
I _{BIAS}	Bias Pin Leakage Current	5.5			±1.0	μΑ	$S_1, S_2 = 0 V$ $B_X = 0 V$, Bias $V_X = 5.5 V$
V _{IKU}	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}$ S ₁ , S ₂ = 5.5 V

DC ELECTRICAL CHARACTERISTICS

Typical values are at V_{CC} = 5.0 V and T_A = +25°C
Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC ELECTRICAL CHARACTERISTICS

			$T_A = -40$ °C to +85 °C, C _L = 50 pF, RU = RD = 500 Ω					
		$V_{CC} = 4.$	5 – 5.5 V	V _{CC} =	4.0 V			
Symbol	Parameter	Min	Max	Min	Max	Units	Conditions	Figure No.
t _{PHL} , t _{PLH}	A or B, to B or A (Note 6)		0.25		0.25	ns	V _I = OPEN	Figures 4, 5
t _{PZH}	Output Enable Time, S to A, B	7.0	30.0		35.0	ns	V _I = OPEN for t _{PZH} BiasV = GND	Figures 4, 5
t _{PZL}	Output Enable Time, S to A, B	7.0	30.0		35.0	ns	V _I = 7 V for t _{PZL} BiasV = 3 V	Figures 4, 5
t _{PHZ}	Output Disable Time, S to A, B	1.0	6.9		7.3	ns	V _I = OPEN for t _{PHZ} BiasV = GND	Figures 4, 5
t _{PLZ}	Output Disable Time, S to A, B	1.0	7.7		7.7	ns	V _I = 7 V for t _{PLZ} BiasV = 3 V	Figures 4, 5

6. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

FSTU32160

CAPACITANCE (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
CIN	Control pin Input Capacitance	4		pF	V _{CC} = 5.0 V
CI/O OFF	Input/Output Capacitance "OFF State"	8		pF	V_{CC} = 5.0 V, Switch OFF

7. $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.

UNDERSHOOT CHARACTERISTIC (Note 8)

Sym	ol Parameter	Min	Тур	Max	Units	Conditions
Vout	Output Voltage During Undershoot	2.5	V _{OH} – 0.3		V	Figure 2

8. This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.




Figure 2.

DEVICE TEST CONDITIONS

Parameter	Value	Units
V _{IN}	see Waveform	V
$R_1 = R_2$	100K	Ω
V _{TRI}	11.0	V
V _{CC}	5.5	V





Figure 3. Transient Input Voltage (VIN) Waveform


AC Loading and Waveforms



Notes:

Input driven by 50 Ω source terminated in 50 $\Omega.$ C_L includes load and stray capacitance, C_L = 50 pF Input PRR = 1.0 MHz, t_W = 500 ns

Figure 4. AC Test Circuit





ON

TSSOP56 14x6.1 CASE 948BR ISSUE O DATE 30 SEP 2016 14.00±0.10 A 51 34 29 56 0.15 TYP 56 51 29 || В A H 6.15 - 7.6 -9.125 6.10±0.10 8.10 4.05 1.45 Н Н П П П Н Н П 23 6 28 ☐ 0.2 C B A 23 6 28 ALL LEAD TIPS PIN #1 IDENT. 0.30 0.50 LAND PATTERN RECOMMENDATION REFERENCE TSSOP50P810X120-56N ____0.1 C SEE DETAIL A 1.1 MAX ALL LEAD TIPS -C-0.09-0.20 0.10±0.05 0.50 0.17-0.27 ⊕ 0.10 M A BS CS 12.00° TOP & BOTTOM NOTES: R0.16 GAGE PLANE A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION EE, R0.31 REF NOTE 6, DATE 10/97. 0.25 **B. DIMENSIONS ARE IN MILLIMETERS.** 0°-8 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE 0.60±0.10 D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. 1.00

DETAIL A

DOCUMENT NUMBER:	98AON13776G	Electronic versions are uncontrolled except when accessed directly from the Printed versions are uncontrolled except when stamped "CONTROLLED of the stamped "CONTROLLED of the stamped "CONTROLLED of the stamped sta	
DESCRIPTION:	TSSOP56 14X6.1		PAGE 1 OF 1

ON Semiconductor and unarts of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>