

MOSFET - N-Channel, Shielded Gate POWERTRENCH®

80 V, 51 A, 10 m Ω

FDMC010N08C

General Description

This N-Channel MV MOSFET is produced using **onsemi's** advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized to minimise on-state resistance and yet maintain superior switching performance with best in class soft body diode.

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 10 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 16 \text{ A}$
- Max $R_{DS(on)} = 25 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 8 \text{ A}$
- 50% Lower Qrr than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and is RoHS Compliant

Application


- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Units
VDS	Drain to Source Voltage	80	V
Vgs	Gate to Source Voltage	±20	V
I _D	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	51 32 11 206	A
Eas	Single Pulse Avalanche Energy (Note 3)	96	mJ
P _D	Power Dissipation T _C = 25°C	52	W
	Power Dissipation $T_A = 25^{\circ}C$ (Note 1a)	2.4	
Тл, Тѕтс	Operating and Storage Junction Temperature Range	−55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V _{DS}	R _{DS(ON)} MAX	I _D MAX
80 V	10 mΩ @ 10 V	51 A
	25 mΩ @ 6 V	




WDFN8 3.3x3.3, 0.65P (Power 33) CASE 483AW

MARKING DIAGRAM

ZXYYKK FDMC 010N08C

Z = Assembly Plant Code
X = Numeric Year Code
YY = Weekly Date Code
KK = Numeric Lot Code
FDMC010N08C = Specific Device Code

PIN ASSIGNMENT



N-Channel MOSFET

ORDERING INFORMATION

Device	Package	Shipping [†]
FDMC010N08C	WDFN8 (Pb-Free, Halide Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
Rejc	Thermal Resistance, Junction to Case	2.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	°C/W


ELECTRICAL CHARACTERISTICS (T_{.1} = 25°C unless otherwise noted)

	CAL CHARACTERISTICS (T _J = 25°C unless otherwise noted)					Marr	l lie!s
Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
OFF CHARA		T			T	ı	1
ΔBV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		80	-	_	V
$rac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C		-	75	_	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 64 V, V _{GS} = 0	V	-	-	1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} =$	0 V	-	-	±100	nA
ON CHARAC	TERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	V _{GS} = V _{DS} , I _D = 90 μ	ıA	2.0	2.9	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 90 μA, referenced to 25°C		-	-8	=	mV/°C
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 16 A		_	8.0	10	mΩ
Bo(on)		V _{GS} = 6 V, I _D = 8 A		_	12.3	25	1
		$V_{GS} = 10 \text{ V}, I_D = 16 \text{ A}, T_J = 125^{\circ}\text{C}$		_	14	18	1
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 16 A		-	35	_	S
	HARACTERISTICS	•				<u></u>	
C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0	V _{DS} = 40 V, V _{GS} = 0 V,		1070	1500	pF
C _{oss}	Output Capacitance	f = 1 MHz		-	381	530	pF
C _{rss}	Reverse Transfer Capacitance			_	20	30	pF
R_{g}	Gate Resistance			0.1	0.4	0.7	Ω
SWITCHING	CHARACTERISTICS						
t _{d(on)}	Turn-On Delay Time	V _{DD} = 40 V, I _D = 16 A,		-	9	19	ns
t _r	Rise Time	$V_{GS} = 10 \text{ V, } R_{GEN} =$	6 Ω	-	3	10	ns
td(off)	Turn-Off Delay Time			_	17	31	ns
t _f	Fall Time	7		-	5	10	ns
Qg	Total Gate Charge	V _{GS} = 0 V to 10 V	$V_{DD} = 40 \text{ V},$	_	15	22	nC
Qg	Total Gate Charge	V _{GS} = 0 V to 6 V	I _D = 16 A	-	10	14	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 40 V		-	5	-	nC
Q _{gd}	Gate to Drain "Miller" Charge	I _D = 16 A		-	3	-	nC
Q _{oss}	Output Charge	V _{DD} = 40 V, V _{GS} = 0 V		-	22.1	-	nC
Q _{sync}	Total Gate Charge Sync	V _{DS} = 0 V, I _D = 16 A		-	13.3	-	nC
	RCE DIODE CHARACTERISTICS						
V _{SD}	Source to Drain Diode Forward Voltage V _{GS} = 0 V, I _S = 2 A (Note 2)		-	0.7	1.2	V	
		V _{GS} = 0 V, I _S = 16 A (Note 2)		ı	0.8	1.3	
t _{rr}	Reverse Recovery Time	I _F = 8 A, di/dt = 300 A/μs		ı	17	30	ns
Q _{rr}	Reverse Recovery Charge			ı	20	33	nC
t _{rr}	Reverse Recovery Time	I _F = 8 A, di/dt = 1000 A/μs		ı	13	23	ns
Q _{rr}	Reverse Recovery Charge			-	45	73	nC
				_	_	_	_


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a. 53 °C/W when mounted on a 1 in 2 pad of 2 oz copper.



b. 125 °C/W when mounted on a minimum pad of 2 oz copper.

- Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0 %.
 E_{AS} of 96 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 8 A, V_{DD} = 72 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 25 A.
 Pulsed Id please refer to Fig 11 SOA graph for more details.
 Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)




Figure 13. Junction-to-Case Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





TERMINAL #1

INDEX AREA

(D/2 X E/2)

⊃ aaa C

WDFN8 3.30x3.30x0.75, 0.65P CASE 483AW ISSUE B

DATE 22 MAR 2024

NOTES:

С


SEATING

PLANE

<u></u>

DETAIL A

- 1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEP95 SEC. 3 SPP-12. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD, EMBEDDED METAL OR MARKED FEATURE.
- ©COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.




2X

aaa C

Α


5

В



BOTTOM VIEW

LAND PATTERN RECOMMENDATION



*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

MILLIMETERS DIM MIN NOM MAX 0.70 0.75 Α 0.80 Α1 0.05 А3 0.20 REF b 0.27 0.32 0.37 D 3.30 BSC D2 2.17 2.27 2.37 Ε 3.30 BSC E2 1.56 1.66 1.76 е 0.65 BSC 1.95 BSC e1 Κ 0.90 L 0.30 0.40 0.50 0.10 aaa bbb 0.10 0.10 CCC ddd 0.05 0.05 eee

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code A = Assembly Location

Y = Year

WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WDFN8 3.30x3.30x0.75, 0.6	55P	PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales