High-Current, High & Low-Side, Gate-Drive IC

FAN7390

Description

The FAN7390 is a monolithic high- and low-side gate-drive IC, which can drive high speed MOSFETs and IGBTs that operate up to +600 V. It has a buffered output stage with all NMOS transistors designed for high pulse current driving capability and minimum cross-conduction.

ON Semiconductor's high-voltage process and common-mode noise canceling techniques provide stable operation of the high-side driver under high dv/dt noise circumstances. An advanced level shift circuit offers high-side gate driver operation up to $V_S = -9.8 V$ (typical) for $V_{BS} = 15$ V.

The UVLO circuit prevents malfunction when V_{DD} and V_{BS} are lower than the specified threshold voltage.

The high current and low output voltage drop feature make this device suitable for the PDP sustain pulse driver, motor driver, switching power supply, and high- power DC-DC converter applications.

Features

- Floating Channels for Bootstrap Operation to +600 V
- Typically 4.5 A / 4.5 A Sourcing / Sinking Current Driving Capability
- Common–Mode dv/dt Noise–Canceling Circuit
- Built-in Under-Voltage Lockout for Both Channels
- Matched Propagation Delay for Both Channels
- Logic (V_{SS}) and Power (COM) Ground ±7 V Offset
- 3.3 V and 5 V Input Logic Compatible
- Output In-Phase with Input
- This is a Pb–Free Device


Applications

- PDP Sustain Driver
- HID Lamp Ballast
- SMPS
- Motor Driver



ON Semiconductor®

www.onsemi.com



7390 = Device Code

FAN7390


- = Assembly Site Α 1
 - = Wafer Lot Number
- YW = Assembly Start Week
- &Z = Assembly Plant Code &З
 - = 3-Digit Date Code
- &K = 2-Digits Lot Run Traceability Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 12 of this data sheet.

1

TYPICAL APPLICATION CIRCUIT








Figure 2. Application Circuit for Half-Bridge (Referenced 14-SOP)

INTERNAL BLOCK DIAGRAM




Figure 3. Functional Block Diagram (Referenced 8–SOP)





Figure 4. Functional Block Diagram (Referenced 14–SOP)

PIN CONFIGURATION





PIN DEFINITIONS

8–Pin	14–Pin	Name	Description
1	1	HIN	Logic Input for High-Side Gate Driver Output
2	2	LIN	Logic Input for Low-Side Gate Driver Output
	3	V _{SS}	Logic Ground (FAN7390M1 only)
3	5	COM	Low-Side Driver Return
4	6	LO	Low-Side Driver Output
5	7	V _{DD}	Low-Side and Logic Part Supply Voltage
6	11	VS	High-Voltage Floating Supply Return
7	12	НО	High-Side Driver Output
8	13	VB	High-Side Floating Supply
	4, 8, 9, 10, 14	NC	No Connect

Symbol	Characteristics	Min	Max	Unit
VS	High-Side Floating Supply Offset Voltage	V _B – 25	V _B + 0.3	V
VB	High-Side Floating Supply Voltage	-0.3	625.0	V
V _{HO}	High-Side Floating Output Voltage HO	V _S – 0.3	V _B + 0.3	V
V _{DD}	Low-Side and Logic Fixed Supply Voltage	-0.3	25.0	V
V _{LO}	Low-Side Output Voltage LO	-0.3	V _{DD} + 0.3	V
V _{IN}	Logic Input Voltage (HIN and LIN)	V _{SS} – 0.3	V _{DD} + 0.3	V
V_{SS}	Logic Ground (FAN7390M1 only)	V _{DD} – 25	V _{DD} + 0.3	V
dV _S /dt	Allowable Offset Voltage Slew Rate	-	50	V/ns
P _D	Power Dissipation	8-SOP	0.625	W
(Note 1, 2, 3)		14-SOP	1.000	
θ_{JA}	Thermal Resistance, Junction-to-Ambient	8-SOP	200	°C/W
		14-SOP	110	7
TJ	Junction Temperature	-	+150	°C
T _{STG}	Storage Temperature	-	+150	°C

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C, unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Mounted on $76.2 \times 114.3 \times 1.6 \text{ mm PCB}$ (FR-4 glass epoxy material).

Refer to the following standards: JESD51–2: Integral circuits thermal test method environmental conditions – natural convection

JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages.

3. Do not exceed P_D under any circumstances.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VB	High-Side Floating Supply Voltage	V _S + 10	V _S + 22	V
VS	High-Side Floating Supply Offset Voltage	6 – V _{DD}	600	V
V _{HO}	High-Side Output Voltage	VS	VB	V
V _{DD}	Low-Side and Logic Supply Voltage	10	22	V
V _{LO}	Low-Side Output Voltage	СОМ	V _{DD}	V
V _{IN}	Logic Input Voltage (HIN and LIN)	V _{SS}	V _{DD}	V
T _A	Operating Ambient Temperature	-40	+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS (V _{BIAS} (V _{DD} , V _{BS}) = 15.0 V, V _S = V _{SS} = COM, T _A = 25°C, unless otherwise specified. The V _{IL} ,
V_{IH} , and I_{IN} parameters are referenced to V_{SS} /COM and are applicable to the respective input signals HIN and LIN. The V_O and I_O
parameters are referenced to COM and V _S is applicable to the respective output signals HO and LO.)

Symbol	Characteristics	Test Condition	Min	Тур	Мах	Unit
OWER SL	JPPLY SECTION (V _{DD} AND V _{BS})					
V _{DDUV+} V _{BSUV+}	V _{DD} and V _{BS} Supply Under–Voltage Positive–going Threshold		8.0	8.8	9.8	V
V _{DDUV-} V _{BSUV-}	V _{DD} and V _{BS} Supply Under–Voltage Negative–going Threshold		7.4	8.3	9.0	
V _{DDUVH} V _{BSUVH}	V _{DD} and V _{BS} Supply Under-Voltage Lockout Hysteresis Voltage		-	0.5	-	
I _{LK}	Offset Supply Leakage Current	V _B = V _S = 600 V	-	-	50	μA
I _{QBS}	Quiescent V _{BS} Supply Current	V _{IN} = 0 V or 5 V	-	45	80	
I _{QDD}	Quiescent V _{DD} Supply Current	V _{IN} = 0 V or 5 V	-	75	110	1
I _{PBS}	Operating V _{BS} Supply Current	f _{IN} = 20 kHz, rms value	-	530	640	μA
I _{PDD}	Operating V _{DD} Supply Current	f _{IN} = 20 kHz, rms value	-	530	640	1

LOGIC INPUT SECTION (HIN, LIN)

VIH	Logic "1" Input Voltage		2.5	-	-	V
V _{IL}	Logic "0" Input Voltage		-	-	1.2	
I _{IN+}	Logic "1" Input Bias Current	V _{IN} = 5 V	-	25	50	μA
I _{IN-}	Logic "0" Input Bias Current	V _{IN} = 0 V	-	1.0	2.0	
R _{IN}	Input Pull-down Resistance		100	200	-	kΩ

GATE DRIVER OUTPUT SECTION (HO, LO)

V _{OH}	High-level Output Voltage, V_{BIAS} -V _O	No Load	-	-	1.0	V
V _{OL}	Low-level Output Voltage, V _O	No Load	-	-	35	mV
I _{O+}	Output High, Short-circuit Pulsed Current (Note 4)	V_O = 0 V, V_{IN} = 5 V with PW < 1 0 μs	3.5	4.5		A
I _{O-}	Output Low, Short-circuit Pulsed Current (Note 4)	V_O = 15 V, V_{IN} = 0 V with PW < 10 μs	3.5	4.5	-	
V _S	Allowable Negative V _S Pin Voltage for HIN Signal Propagation to HO		-	-9.8	-7.0	V
V _{SS} -COM	V _{SS} -COM/COM-V _{SS} Voltage Endurability		-7.0	-	7.0	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. This parameter guaranteed by design.

DYNAMIC ELECTRICAL CHARACTERISTICS (V_{BIAS} (V_{DD} , V_{BS}) = 15.0 V, V_S = V_{SS} = COM = 0 V, C_L = 1000 pF, and T_A = 25°C unless otherwise specified.)

Symbol	Characteristics	Test Condition	Min	Тур	Max	Unit
t _{on}	Turn-on Propagation Delay	V _S = 0 V	-	140	220	ns
t _{off}	Turn-off Propagation Delay	V _S = 0 V	-	140	220	
MT	Delay Matching, HS & LS Turn-on/off		-	0	50	
t _r	Turn-on Rise Time		-	25	50	
t _f	Turn-off Fall Time		-	20	45	

TYPICAL CHARACTERISTICS







Figure 10. Turn-on Delay Matching vs. Temperature

Figure 11. Turn-off Delay Matching vs. Temperature

TYPICAL CHARACTERISTICS (continued)












Figure 16. V_{DD} UVLO+ vs. Temperature




Figure 13. Quiescent V_{BS} Supply Current vs. Temperature




Figure 15. Operating V_{BS} Supply Current vs. Temperature






Figure 17. V_{DD} UVLO- vs. Temperature

TYPICAL CHARACTERISTICS (continued)



TYPICAL CHARACTERISTICS (continued)



SWITCHING TIME DEFINITIONS




Figure 26. Switching Time Test Circuit (Referenced 8-SOP)





Figure 27. Input/Output Timing Diagram








Figure 29. Delay Matching Waveform Definitions

ORDERING INFORMATION

Device	Package	Operating Temperature Range	Shipping [†]
FAN7390MX	SOIC8 8–SOP (Pb–Free)	–40°C∼125°C	3000 / Tape & Reel
FAN7390M1X	SOIC14 14–SOP (Pb–Free)		3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

onsemi


SOIC8 CASE 751EG **ISSUE O** DATE 30 SEP 2016 5.12 Ć Α 4.72 (0.35) 8 5 В Ē 75 0.65 6.30 5.70 4.15 3.75 5.60 1.27 H 4 1.27 ∠PIN #1 ID \oplus 0.25 (M) C B Α LAND PATTERN RECOMMENDATION TOP VIEW 1.75 0.25 1.85 B Ć ∕C 1.35 1.25 0.15 С 0.51 0.25 0.10 (8X) 0.31 **OPTION A OPTION B BEVEL EDGE** NON-BEVEL EDGE С 0.10 SIDE VIEW **FRONT VIEW** NOTES: UNLESS OTHERWISED SPECIFIED GAGE PLANE BEVEL R0.10 THIS PACKAGE CONFORMS TO JEDEC Α. MS-012 VARIATION A EXCEPT WHERE NOTED. 0.25 ALL DIMENSIONS ARE IN MILLIMETERS Β. ∕C` OUT OF JEDEC STANDARD VALUE **8**° D. DIMENSIONS ARE EXCLUSIVE OF BURRS, <mark>د</mark>۵ MOLD FLASH AND TIE BAR EXTRUSIONS. 0.80 SEATING LAND PATTERN AS PER IPC 0.30 Ε. PLANE SOIC127P600X175-8M (1.04) DETAIL "B" SCALE 2:1

DOCUMENT NUMBER:	98AON13741G	741G Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC8		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi

SOIC14 N CASE 751ER ISSUE O



onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>