

ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at
www.onsemi.com

onsemi and onsemi. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

CMOS 8-BIT MICROCONTROLLER

LC872W00 SERIES USER'S MANUAL

REV : 0.90



ON Semiconductor®

<http://onsemi.com>

ON Semiconductor
Digital Solution Division
Microcontroller & Flash Business Unit

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Contents

| | |
|--|----------------|
| Chapter 1 Overview | 1-1 |
| 1.1 Overview | 1-1 |
| 1.2 Features | 1-1 |
| 1.3 Pinout | 1-6 |
| 1.4 System Block Diagram | 1-7 |
| 1.5 Pin Functions | 1-8 |
| 1.6 On-chip Debugger Pin Connection Requirements | 1-10 |
| 1.7 Recommended Unused Pin Connections | 1-10 |
| 1.8 Port Output Types | 1-10 |
| 1.9 User Options Table | 1-11 |
| Chapter 2 Internal Configuration | 2-1 |
| 2.1 Memory Space | 2-1 |
| 2.2 Program Counter (PC) | 2-1 |
| 2.3 Program Memory (ROM) | 2-2 |
| 2.4 Internal Data Memory (RAM) | 2-2 |
| 2.5 Accumulator/A Register (ACC/A) | 2-3 |
| 2.6 B Register (B) | 2-3 |
| 2.7 C Register (C) | 2-4 |
| 2.8 Program Status Word (PSW) | 2-4 |
| 2.9 Stack Pointer (SP) | 2-5 |
| 2.10 Indirect Addressing Registers | 2-5 |
| 2.11 Addressing Modes | 2-6 |
| 2.11.1 Immediate Addressing (#) | 2-6 |
| 2.11.2 Indirect Register Indirect Addressing ([Rn]) | 2-7 |
| 2.11.3 Indirect Register + C Register Indirect Addressing ([Rn,C]) | 2-7 |
| 2.11.4 Indirect Register (R0) + Offset Value Indirect Addressing ([off]) | 2-8 |
| 2.11.5 Direct Addressing (dst) | 2-8 |
| 2.11.6 ROM Table Look-up Addressing | 2-9 |
| 2.11.7 External Data Memory Addressing | 2-9 |
| 2.12 Wait Sequence | 2-10 |
| 2.12.1 Wait Sequence Occurrence | 2-10 |
| 2.12.2 What is a Wait Sequence? | 2-10 |
| Chapter 3 Peripheral System Configuration | 3-1 |
| 3.1 Port 0 | 3-1 |
| 3.1.1 Overview | 3-1 |
| 3.1.2 Functions | 3-1 |

Contents

| | | |
|-------|-----------------------------------|------|
| 3.1.3 | Related Registers..... | 3-2 |
| 3.1.4 | Options..... | 3-4 |
| 3.1.5 | HALT and HOLD Mode Operation..... | 3-4 |
| 3.2 | Port 1..... | 3-5 |
| 3.2.1 | Overview | 3-5 |
| 3.2.2 | Functions..... | 3-5 |
| 3.2.3 | Related Registers..... | 3-5 |
| 3.2.4 | Options..... | 3-8 |
| 3.2.5 | HALT and HOLD Mode Operation..... | 3-8 |
| 3.3 | Port 2..... | 3-9 |
| 3.3.1 | Overview | 3-9 |
| 3.3.2 | Functions..... | 3-9 |
| 3.3.3 | Related Registers..... | 3-10 |
| 3.3.4 | Options..... | 3-13 |
| 3.3.5 | HALT and HOLD Mode Operation..... | 3-13 |
| 3.4 | Port 3..... | 3-14 |
| 3.4.1 | Overview | 3-14 |
| 3.4.2 | Functions..... | 3-14 |
| 3.4.3 | Related Registers..... | 3-14 |
| 3.4.4 | Options..... | 3-15 |
| 3.4.5 | HALT and HOLD Mode Operation..... | 3-15 |
| 3.5 | Port 7..... | 3-16 |
| 3.5.1 | Overview | 3-16 |
| 3.5.2 | Functions..... | 3-16 |
| 3.5.3 | Related Registers..... | 3-17 |
| 3.5.4 | Options..... | 3-22 |
| 3.5.5 | HALT and HOLD Mode Operation..... | 3-22 |
| 3.6 | Timer/Counter 0 (T0)..... | 3-23 |
| 3.6.1 | Overview | 3-23 |
| 3.6.2 | Functions..... | 3-23 |
| 3.6.3 | Circuit Configuration..... | 3-25 |
| 3.6.4 | Related Registers..... | 3-29 |
| 3.7 | High-speed Clock Counter | 3-32 |
| 3.7.1 | Overview | 3-32 |
| 3.7.2 | Functions..... | 3-32 |
| 3.7.3 | Circuit Configuration..... | 3-33 |
| 3.7.4 | Related Registers..... | 3-34 |

Contents

| | | |
|--------|--|------|
| 3.8 | Timer/Counter 1 (T1)..... | 3-36 |
| 3.8.1 | Overview | 3-36 |
| 3.8.2 | Functions..... | 3-36 |
| 3.8.3 | Circuit Configuration..... | 3-38 |
| 3.8.4 | Related Registers..... | 3-43 |
| 3.9 | Timer 4 and Timer 5 (T4, T5) | 3-48 |
| 3.9.1 | Overview | 3-48 |
| 3.9.2 | Functions..... | 3-48 |
| 3.9.3 | Circuit Configuration..... | 3-48 |
| 3.9.4 | Related Registers..... | 3-51 |
| 3.10 | Timer 6 and Timer 7 (T6, T7) | 3-53 |
| 3.10.1 | Overview | 3-53 |
| 3.10.2 | Functions..... | 3-53 |
| 3.10.3 | Circuit Configuration..... | 3-53 |
| 3.10.4 | Related Registers..... | 3-56 |
| 3.11 | Base Timer (BT) | 3-58 |
| 3.11.1 | Overview | 3-58 |
| 3.11.2 | Functions..... | 3-58 |
| 3.11.3 | Circuit Configuration..... | 3-59 |
| 3.11.4 | Related Registers..... | 3-60 |
| 3.12 | Serial Interface 0 (SIO0)..... | 3-63 |
| 3.12.1 | Overview | 3-63 |
| 3.12.2 | Functions..... | 3-63 |
| 3.12.3 | Circuit Configuration..... | 3-64 |
| 3.12.4 | Related Registers..... | 3-66 |
| 3.12.5 | SIO0 Transmission Examples | 3-68 |
| 3.12.6 | SIO0 HALT Mode Operation | 3-70 |
| 3.13 | Serial Interface 1 (SIO1)..... | 3-71 |
| 3.13.1 | Overview | 3-71 |
| 3.13.2 | Functions..... | 3-71 |
| 3.13.3 | Circuit Configuration..... | 3-72 |
| 3.13.4 | SIO1 Transmission Examples | 3-76 |
| 3.13.5 | Related Registers..... | 3-80 |
| 3.14 | Asynchronous Serial Interface 1 (UART1)..... | 3-82 |
| 3.14.1 | Overview | 3-82 |
| 3.14.2 | Functions..... | 3-82 |
| 3.14.3 | Circuit Configuration..... | 3-83 |

Contents

| | | |
|------------------|---|------------|
| 3.14.4 | Related Registers | 3-86 |
| 3.14.5 | UART1 Continuous Communication Processing Examples | 3-90 |
| 3.14.6 | UART1 HALT Mode Operation | 3-92 |
| 3.15 | PWM 0 / PWM 1 | 3-93 |
| 3.15.1 | Overview | 3-93 |
| 3.15.2 | Functions | 3-93 |
| 3.15.3 | Circuit Configuration | 3-94 |
| 3.15.4 | Related Registers | 3-96 |
| 3.16 | AD Converter (ADC12) | 3-102 |
| 3.16.1 | Overview | 3-102 |
| 3.16.2 | Functions | 3-102 |
| 3.16.3 | Circuit Configuration | 3-103 |
| 3.16.4 | Related Registers | 3-103 |
| 3.16.5 | AD Conversion Example | 3-107 |
| 3.16.6 | Hints on the Use of the ADC | 3-108 |
| 3.17 | Infrared Remote Control Receiver Circuit 2 (REMOREC2) | 3-110 |
| 3.17.1 | Overview | 3-110 |
| 3.17.2 | Functions | 3-110 |
| 3.17.3 | Circuit Configuration | 3-111 |
| 3.17.4 | Related Registers | 3-115 |
| 3.17.5 | Remote Control Receiver Circuit Operation | 3-121 |
| Chapter 4 | Control Functions | 4-1 |
| 4.1 | Interrupt Function | 4-1 |
| 4.1.1 | Overview | 4-1 |
| 4.1.2 | Functions | 4-1 |
| 4.1.3 | Circuit Configuration | 4-2 |
| 4.1.4 | Related Registers | 4-3 |
| 4.2 | System Clock Generator Function | 4-6 |
| 4.2.1 | Overview | 4-6 |
| 4.2.2 | Functions | 4-6 |
| 4.2.3 | Circuit Configuration | 4-7 |
| 4.2.4 | Related Registers | 4-10 |
| 4.2.5 | Example of Switching the CF Oscillator Amplifier Size | 4-15 |
| 4.3 | Variable Modulation Frequency RC Oscillator Circuit (VMRC3) | 4-16 |
| 4.3.1 | Overview | 4-16 |
| 4.3.2 | Functions | 4-16 |

Contents

| | | |
|-------|--|------|
| 4.3.3 | Circuit Configuration | 4-17 |
| 4.3.4 | Related Registers | 4-19 |
| 4.3.5 | Notes on the VMRC3 | 4-23 |
| 4.3.6 | Example of VMRC3 Source Oscillation Frequency Adjustment | 4-24 |
| 4.4 | CF Oscillation (Main Clock) Monitoring Function | 4-26 |
| 4.4.1 | Overview | 4-26 |
| 4.4.2 | Functions | 4-26 |
| 4.4.3 | Circuit Configuration | 4-26 |
| 4.4.4 | Related Register | 4-26 |
| 4.4.5 | CF Oscillation Monitoring Example | 4-27 |
| 4.5 | Standby Function | 4-28 |
| 4.5.1 | Overview | 4-28 |
| 4.5.2 | Functions | 4-28 |
| 4.5.3 | Related Registers | 4-29 |
| 4.6 | Reset Function | 4-35 |
| 4.6.1 | Overview | 4-35 |
| 4.6.2 | Functions | 4-35 |
| 4.6.3 | Reset State | 4-36 |
| 4.7 | Watchdog Timer Function | 4-37 |
| 4.7.1 | Overview | 4-37 |
| 4.7.2 | Functions | 4-37 |
| 4.7.3 | Circuit Configuration | 4-37 |
| 4.7.4 | Related Registers | 4-38 |
| 4.7.5 | Using the Watchdog Timer | 4-40 |

Appendixes

| | | |
|------|--|----------|
| A-I | Special Functions Register (SFR) Map | AI-(1-7) |
| A-II | Port Block Diagrams | AI-(1-8) |

Contents

1. Overview

1.1 Overview

The SANYO LC872W00 series is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3 ns, integrates on a single chip a number of hardware features such as 50K-byte flash ROM (onboard programmable), 1536-byte RAM, an on-chip debugger, a sophisticated 16-bit timer/counter device (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers or 8-bit PWM modules), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a high-speed clock counter, a synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, a UART interface (full duplex), two channels of 12-bit PWM, a 14-channel AD converter with a 12-/8-bit resolution selector, a system clock frequency divider, an infrared remote control receiver circuit, an internal reset circuit, and a 24-source 10-vector interrupt feature.

1.2 Features

● Flash ROM

- Programmable onboard with a wide range of supply voltages (2.7 to 5.5V).
- Block-erasable in 128-byte units
- Writable in 2-byte units
- 51200 × 8 bits (LC87F2W48A)

● RAM

- 1536 × 9 bits (LC87F2W48A)

● Minimum bus cycle time

- 83.3ns (12MHz), VDD = 2.7V to 5.5V

Note: The bus cycle time here refers to the ROM read speed.

● Minimum instruction cycle time

- 250ns (12MHz), VDD = 2.7V to 5.5V

● Ports

- Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1 bit units: 38 (P0n, P1n, P2n, P31 to P36, P70 to P73, PWM0, PWM1, XT2, CF2)

- Normal withstand voltage input ports

Multiplexed with oscillation: 2 (XT1, CF1)

- Reset pins: 1 ($\overline{\text{RES}}$)

- Dedicated on-chip debugger pins: 1 (OWP0)

- Power pins: 6 (VSS1 to VSS3, VDD1 to VDD3)

* All the pins except reset, on-chip debugger, and power pins can be used as general-purpose ports.

● Timers

- Timer 0: 16-bit timer/counter with capture registers
 - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with 8-bit capture registers) × 2 channels
 - Mode 1: 8-bit timer with an 8-bit programmable prescaler (with 8-bit capture registers)
+ 8-bit counter (with 8-bit capture registers)
 - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with 16-bit capture registers)
 - Mode 3: 16-bit counter (with 16-bit capture registers)
- Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
 - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)
 - Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels
 - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also from the lower-order 8 bits)
 - Mode 3: 16-bit timer with an 8-bit prescaler (with toggle output) (The lower-order 8 bits can be used as PWM.)
- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts programmable in 5 different time schemes

● High-speed clock counter

- 1) Can count clocks with a maximum clock rate of 20 MHz (at a main clock of 10 MHz).
- 2) Can generate output real time.

● Serial interface

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 Tcyc)
 - 3) Automatic continuous data transmission (1 to 256 bits, programmable in 1-bit units)
(suspension and resumption of data transfer controllable on a byte basis)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2-or 3-wire configuration, 2 to 512 Tcyc transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048Tcyc baudrates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 Tcyc transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

● UART

- Full duplex
- 7/8/9-bit data bits selectable
- 1 stop bit (2 bits in continuous transmission mode)
- Built-in bit baudrate generator

● **AD converter: 12/8 bits × 14 channels**

- 12/8-bit AD converter resolution selectable

● **PWM: Multifrequency 12-bit PWM × 2 channels**

● **Infrared remote control receiver circuit**

- 1) Noise rejection function (Noise filter time constant : Approx. 120μs when the 32.768 kHz crystal oscillator is selected as the clock source)
- 2) Supports data encoding formats such as PPM (Pulse Position Modulation), Manchester encoding
- 3) X'tal HOLD mode release function

● **Watchdog timer**

- External RC watchdog timer
- Interrupt and reset signals selectable

● **Interrupts**

- 24 sources, 10 vector addresses
- 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt request of the level equal to or lower than the current interrupt is not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address is given priority.

| No. | Vector | Level | Interrupt Source |
|-----|--------|--------|-------------------------|
| 1 | 00003H | X or L | INT0 |
| 2 | 0000BH | X or L | INT1 |
| 3 | 00013H | H or L | INT2/T0L/INT4/REMOREC2 |
| 4 | 0001BH | H or L | INT3/INT5/BT0/BT1 |
| 5 | 00023H | H or L | T0H |
| 6 | 0002BH | H or L | T1L/T1H |
| 7 | 00033H | H or L | SIO0/UART1 receive |
| 8 | 0003BH | H or L | SIO1/UART1 transmit |
| 9 | 00043H | H or L | ADC/T6/T7 |
| 10 | 0004BH | H or L | Port 0/T4/T5/PWM0, PWM1 |

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address is given priority.

● **IFLG (interrupt source flags)**

- 1) At the time interrupt processing occurred and CPU control was transferred to the vector address associated with the interrupt, IFLG shows a list of flags identifying the source of interrupts occurred to the address.

● **Subroutine stack levels: 768 levels maximum (The stack is allocated in RAM.)**

● High-speed multiplication/division instructions

- 16 bits × 8 bits (5 Tcyc execution time)
- 24 bits × 16 bits (12 Tcyc execution time)
- 16 bits ÷ 8 bits (8 Tcyc execution time)
- 24 bits ÷ 16 bits (12 Tcyc execution time)

● Oscillation circuits

● Internal oscillation circuits

- 1) Low-speed RC oscillation circuit: For system clock (100 kHz)
- 2) Medium-speed RC oscillation circuit: For system clock (1 MHz)
- 3) Multifrequency RC oscillation circuit: For system clock (6 to 10 MHz)
 - (1) Adjustable in ±0.5% (typ.) steps from the selected center frequency
 - (2) Allows the frequency of the source oscillator clock to be measured using the input signal from the XT1 pin as the reference.

● External oscillation circuits

- 1) High-speed CF oscillation circuit: For system clock, with internal Rf
- 2) Low-speed crystal oscillation circuit: For low-speed system clock, with internal Rf
 - (1) Both the CF and crystal oscillator circuits stop operation on a system reset.

● Internal reset circuit

- Power-on reset (POR) function
 - 1) POR reset is generated only at power-on time.

● System clock divider function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, 76.8μs (at a main clock rate of 10 MHz).

● Standby function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation
 - 1) Oscillation is not stopped automatically.
 - 2) There are three ways of releasing the HALT mode.
 - (1) Setting the reset pin to the low level
 - (2) System resetting by watchdog timer
 - (3) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, and crystal oscillators automatically stop operation.
 - 2) There are four ways of releasing the HOLD mode.
 - (1) Setting the reset pin to the low level.
 - (2) System resetting by watchdog timer
 - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4 or INT5
 - * INT0 and INT1 HOLD mode reset is available only when level detection is set.
 - (4) Having an interrupt source established at port 0.

- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer and the infrared remote control receiver circuit.

- 1) The CF and RC oscillators automatically stop operation.
- 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
- 3) There are six ways of releasing the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level.
 - (2) System resetting by watchdog timer.
 - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4 or INT5
 - * INT0 and INT1 HOLD mode reset is available only when level detection is set.
 - (4) Having an interrupt source established at port 0.
 - (5) Having an interrupt source established in the base timer circuit.
 - (6) Having an interrupt source established in the infrared remote control receiver circuit

- **On-chip debugger function**

- It supports software debugging with the IC mounted on the target board.

- **Data security function**

- It protects the program data stored in flash memory from unauthorized read or copy.

Note: This data security function does not necessarily provide absolute data security.

- **Package form**

- SQFP48 (7 × 7) Lead-free and halogen-free type


- **Development tools**

- On-chip debugger: TCB87 Type C (cable for 1-wire) + LC87F2W48A

- **Programming board**


| Package | Programming board |
|----------------|-------------------|
| SQFP48 (7 × 7) | W87F55256SQ |

1.3 Pinout



SANYO: SQFP48 (7×7) Lead-free and halogen-free type

1.4 System Block Diagram



1.5 Pin Functions

| Name | I/O | Description | Option | | | | | | | | | | | | | | | | | | |
|------------------|-----|---|--------|---------|------------------|------------------|---------|---------|------|---|---|---|---|---|------|---|---|---|---|---|-----|
| VSS1, VSS2, VSS3 | – | – Power supply | No | | | | | | | | | | | | | | | | | | |
| VDD1, VDD2, VDD3 | – | + Power supply | No | | | | | | | | | | | | | | | | | | |
| Port 0 | I/O | <ul style="list-style-type: none">• 8-bit I/O port• I/O specifiable in 1-bit units• Pull-up resistors can be turned on and off in 1-bit units• HOLD release input• Port 0 interrupt input• Multiplexed pin functions<ul style="list-style-type: none">P05: System clock outputP06: Timer 6 toggle outputP07: Timer 7 toggle outputP00 (AN0) to P07 (AN7): AD converter input port | Yes | | | | | | | | | | | | | | | | | | |
| P00 to P07 | | | | | | | | | | | | | | | | | | | | | |
| Port 1 | I/O | <ul style="list-style-type: none">• 8-bit I/O port• I/O specifiable in 1-bit units• Pull-up resistors can be turned on and off in 1-bit units• Pin functions<ul style="list-style-type: none">P10: SIO0 data outputP11: SIO0 data input/bus I/OP12: SIO0 clock I/OP13: SIO1 data outputP14: SIO1 data input/bus I/OP15: SIO1 clock I/OP16: Timer 1 PWML outputP17: Timer 1 PWMH output/buzzer output | Yes | | | | | | | | | | | | | | | | | | |
| P10 to P17 | | | | | | | | | | | | | | | | | | | | | |
| Port 2 | I/O | <ul style="list-style-type: none">• 8-bit I/O port• I/O specifiable in 1-bit units• Pull-up resistors can be turned on and off in 1-bit units• Pin functions<ul style="list-style-type: none">P20: UART transmitP21: UART receiveP20 to P23: INT4 input/HOLD release input/timer 1 event input /timer 0L capture input/timer 0H capture inputP24 to P27: INT5 input/HOLD release input/timer 1 event input /timer 0L capture input/timer 0H capture input <div>Interrupt acknowledge type</div> <table><tr><th></th><th>Rising</th><th>Falling</th><th>Rising & Falling</th><th>H level</th><th>L level</th></tr><tr><td>INT4</td><td>○</td><td>○</td><td>○</td><td>×</td><td>×</td></tr><tr><td>INT5</td><td>○</td><td>○</td><td>○</td><td>×</td><td>×</td></tr></table> | | Rising | Falling | Rising & Falling | H level | L level | INT4 | ○ | ○ | ○ | × | × | INT5 | ○ | ○ | ○ | × | × | Yes |
| | | | Rising | Falling | Rising & Falling | H level | L level | | | | | | | | | | | | | | |
| INT4 | ○ | ○ | ○ | × | × | | | | | | | | | | | | | | | | |
| INT5 | ○ | ○ | ○ | × | × | | | | | | | | | | | | | | | | |
| P20 to P27 | | | | | | | | | | | | | | | | | | | | | |
| Port 3 | I/O | <ul style="list-style-type: none">• 6-bit I/O port• I/O specifiable in 1-bit units• Pull-up resistors can be turned on and off in 1-bit units | Yes | | | | | | | | | | | | | | | | | | |
| P31 to P36 | | | | | | | | | | | | | | | | | | | | | |

Continued on next page.

Continued from preceding page

| Name | I/O | Description | Option | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|-----|--|--------|---------|------------------|------------------|---------|---------|------|---|---|---|---|---|------|---|---|---|---|---|------|---|---|---|---|---|------|---|---|---|---|---|----|
| Port 7 | I/O | <ul style="list-style-type: none">• 4-bit I/O port• I/O specifiable in 1-bit units• Pull-up resistors can be turned on and off in 1-bit units• Pin functions<ul style="list-style-type: none">P70:INT0 input/HOLD release input/timer 0L capture input /watchdog timer outputP71:INT1 input/HOLD release input/timer 0H capture inputP72:INT2 input/HOLD release input/timer 0 event input /timer 0L capture inputP73:INT3 input (input with noise filter)/timer 0 event input /timer 0H capture input/infrared remote control receiver input <p>P70 (AN8) to P71 (AN9): AD converter input port</p> <p>Interrupt acknowledge type</p> <table><thead><tr><th></th><th>Rising</th><th>Falling</th><th>Rising & Falling</th><th>H level</th><th>L level</th></tr></thead><tbody><tr><td>INT0</td><td>○</td><td>○</td><td>×</td><td>○</td><td>○</td></tr><tr><td>INT1</td><td>○</td><td>○</td><td>×</td><td>○</td><td>○</td></tr><tr><td>INT2</td><td>○</td><td>○</td><td>○</td><td>×</td><td>×</td></tr><tr><td>INT3</td><td>○</td><td>○</td><td>○</td><td>×</td><td>×</td></tr></tbody></table> | | Rising | Falling | Rising & Falling | H level | L level | INT0 | ○ | ○ | × | ○ | ○ | INT1 | ○ | ○ | × | ○ | ○ | INT2 | ○ | ○ | ○ | × | × | INT3 | ○ | ○ | ○ | × | × | No |
| | | | Rising | Falling | Rising & Falling | H level | L level | | | | | | | | | | | | | | | | | | | | | | | | | | |
| INT0 | | | ○ | ○ | × | ○ | ○ | | | | | | | | | | | | | | | | | | | | | | | | | | |
| INT1 | | | ○ | ○ | × | ○ | ○ | | | | | | | | | | | | | | | | | | | | | | | | | | |
| INT2 | ○ | ○ | ○ | × | × | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| INT3 | ○ | ○ | ○ | × | × | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| P70 to P73 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PWM0 | I/O | PWM0 output port <ul style="list-style-type: none">• General-purpose I/O supported | No | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PWM1 | I/O | PWM1 output port <ul style="list-style-type: none">• General-purpose I/O supported | No | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| RES | I/O | External reset input/internal reset output | No | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| XT1 | I | <ul style="list-style-type: none">• 32.768 kHz crystal resonator input• Multiplexed pin functions<ul style="list-style-type: none">AN10: AD converter input port General-purpose input port | No | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| XT2 | I/O | <ul style="list-style-type: none">• 32.768 kHz crystal resonator output• Multiplexed pin functions<ul style="list-style-type: none">AN11: AD converter input port General-purpose I/O port | No | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CF1 | I | Ceramic resonator input <ul style="list-style-type: none">• Multiplexed pin functions<ul style="list-style-type: none">AN12: AD converter input port General-purpose input port | No | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CF2 | I/O | Ceramic resonator output <ul style="list-style-type: none">• Multiplexed pin functions<ul style="list-style-type: none">AN13: AD converter input port General-purpose I/O port | No | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| OWP0 | I/O | Dedicated on-chip debugger pin | No | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

1.6 On-chip Debugger Pin Connection Requirements

For the treatment of the on-chip debugger pins, refer to the separately available documents entitled "RD87 On-chip Debugger Installation Manual".

1.7 Recommended Unused Pin Connections

| Pin Name | Recommended Unused Pin Connections | |
|------------|---|----------------------------|
| | Board | Software |
| P00 to P07 | Open | Output low |
| P10 to P17 | Open | Output low |
| P20 to P27 | Open | Output low |
| P31 to P36 | Open | Output low |
| P70 to P73 | Open | Output low |
| PWM0, PWM1 | Open | Output low |
| XT1 | Pulled down with a 100kΩ resistor or less | General-purpose input port |
| XT2 | Open | Output low |
| CF1 | Pulled down with a 100kΩ resistor or less | General-purpose input port |
| CF2 | Open | Output low |

1.8 Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

| Port Name | Option Selected in Units of | Option Type | Output Type | Pull-up Resistor |
|------------|-----------------------------|-------------|--|-----------------------|
| P00 to P07 | 1 bit | 1 | CMOS | Programmable (Note 1) |
| | | 2 | N-channel open drain | Programmable (Note 1) |
| P10 to P17 | 1 bit | 1 | CMOS | Programmable |
| | | 2 | N-channel open drain | Programmable |
| P20 to P27 | 1 bit | 1 | CMOS | Programmable |
| | | 2 | N-channel open drain | Programmable |
| P31 to P36 | 1 bit | 1 | CMOS | Programmable |
| | | 2 | N-channel open drain | Programmable |
| P70 | – | No | N-channel open drain | Programmable |
| P71 to P73 | – | No | CMOS | Programmable |
| PWM0, PWM1 | – | No | CMOS | No |
| XT1 | – | No | 32.768 kHz crystal resonator input (input-only port) | No |
| XT2 | – | No | 32.768 kHz crystal resonator output (N-channel open drain when set to general-purpose output port) | No |
| CF1 | – | No | Ceramic resonator input (input-only port) | No |
| CF2 | – | No | Ceramic resonator output (N-channel open drain when set to general-purpose output port) | No |

Note 1: The control of the presence or absence of the programmable pull-up resistors for port 0 and the switching between low- and high-impedance pull-up connection is exercised in 1 bit units.


1.9 User Options Table

| Option name | Option to be applied on | Flash-ROM version | Option selected in units of | Option selection |
|-----------------------|-------------------------|-------------------|-----------------------------|----------------------|
| Port output type | P00 to P07 | ○ | 1 bit | CMOS |
| | | | | N-channel open drain |
| | P10 to P17 | ○ | 1 bit | CMOS |
| | | | | N-channel open drain |
| | P20 to P27 | ○ | 1 bit | CMOS |
| | | | | N-channel open drain |
| | P31 to P36 | ○ | 1 bit | CMOS |
| | | | | N-channel open drain |
| Program start address | — | ○ | — | 00000h |
| | | | | 0FE00h |


*1: Make the following connection to minimize the noise input to the VDD1 pin and prolong the backup time.

Be sure to electrically short the VSS1, VSS2, and VSS3 pins.

(Example 1) When backup is active in the HOLD mode, the high level of the port outputs is supplied by the backup capacitors.



(Example 2) The high-level output at the ports is not maintained and is unstable when the HOLD mode backup is in effect.




2. Internal Configuration

2.1 Memory Space

This series of microcontrollers have the following three types of memory space:

- 1) Program memory space: 256K bytes (128K bytes × 2 banks)
- 2) Internal data memory space: 64K bytes (0000H to FDFFH out of 0000H to FFFFH is shared with the stack area.)
- 3) External data memory space: 16M bytes



Note: SFR is the area in which special function registers such as the accumulator are allocated (see Appendixes A-I).

Fig. 2.1.1 Types of Memory Space

2.2 Program Counter (PC)

The program counter (PC) is made up of 17 bits and a bank flag BNK. The value of BNK determines the bank. The lower-order 17 bits of the PC allows linear access to the 128K ROM space in the current bank.

Normally, the PC advances automatically in the current bank on each execution of an instruction. Bank switching is accomplished by executing a Return instruction after pushing necessary addresses onto the stack. When executing a branch or subroutine instruction, when accepting an interrupt, or when a reset is generated, the value corresponding to each operation is loaded into the PC.

Table 2.2.1 lists the values that are loaded into the PC when the respective operations are performed.

Table 2.2.1 Values Loaded in the PC

| Operation | | PC value | BNK value |
|--------------------------------------|---|---|--------------------------------------|
| Inter- rupt | Reset (note) | 00000H | 0 |
| | | 0FE00H | 0 |
| | INT0 | 00003H | 0 |
| | INT1 | 0000BH | 0 |
| | INT2/T0L/INT4/REMOREC2 | 00013H | 0 |
| | INT3/INT5/BT0/BT1 | 0001BH | 0 |
| | T0H | 00023H | 0 |
| | T1L/T1H | 0002BH | 0 |
| | SIO0/UART1 receive | 00033H | 0 |
| | SIO1/UART1 transmit | 0003BH | 0 |
| | ADC/T6/T7 | 00043H | 0 |
| | Port 0/T4/T5/PWM0, PWM1 | 0004BH | 0 |
| Unconditional branch instructions | JUMP a17 | PC=a17 | Unchanged |
| | BR r12 | PC=PC+2+r12[-2048 to +2047] | Unchanged |
| Conditional branch instructions | BE, BNE, DBNZ, DBZ, BZ, BNZ, BZW, BNZW, BP, BN, BPC | PC=PC+nb+r8[-128 to +127] nb: Number of instruction bytes | Unchanged |
| Call instructions | CALL a17 | PC=a17 | Unchanged |
| | RCALL r12 | PC=PC+2+r12[-2048 to +2047] | Unchanged |
| | RCALLA | PC=PC+1+Areg[0 to +255] | Unchanged |
| Return instructions | RET, RETI | PC16 to 08=(SP) PC07 to 00=(SP-1) (SP) denotes the contents of RAM address designated by the value of the stack pointer SP. | BNK is set to bit 8 of (SP-1). |
| Standard instructions | NOP, MOV, ADD, ... | PC=PC+nb nb: Number of instruction bytes | Unchanged |

Note: The reset-time program start address can be selected through a user option in the flash version of microcontrollers. In the mask version, the program start address is fixed at address 00000H.

2.3 Program Memory (ROM)

This series of microcontrollers have a program memory space of 256K bytes but the size of the ROM that is actually incorporated in the microcontroller varies with the CPU type of the microcontroller. The ROM table lookup instruction (LDCW) can be used to refer all ROM data within the bank. Of the ROM space, the 256 bytes in ROM bank 0 (0FF00H-0FFFFH for this series of microcontroller) are reserved as the option area. Consequently, this area is not available as a program area.

2.4 Internal Data Memory (RAM)

The LC870000 series microcontrollers have an internal data memory space of 64K bytes but the size of the RAM that is actually incorporated in the microcontroller varies with a model in the series of the microcontroller. 9 bits are used to access addresses 0000H to FDFFH of the 128K ROM space and 8 or 9 bits are used to access addresses FE00H to FFFFH. The 9th bit of RAM is implemented by bit 1 of the PSW and can be read and written.

The 128 bytes of RAM from 0000H to 007FH are paired to form 64 2-byte indirect address registers. The bit length of these indirect registers is normally 16 bits (8 bits × 2). When they are used by the ROM table lookup instruction (LDCW), however, their bit length is set to 17 bits (9 higher-order bits + 8 lower-order bits).

As shown in Figure 2.4.1, the usable instructions vary depending on the address of RAM.

The efficiency improvement of use ROM and execution speed can be attempted by using these instructions properly.




Figure 2.4.1 RAM Addressing Map

When the value of the PC is stored in RAM during the execution of a subroutine call instruction or interrupt, assuming that SP represents the current value of the stack pointer, the value of BNK and the lower-order 8 bits of the (17-bit) PC are stored in RAM address SP + 1 and the higher-order 9 bits in SP + 2, after which SP is set to SP + 2.

2.5 Accumulator/A Register (ACC/A)

The accumulator (ACC), also called the A register, is an 8-bit register that is used for data computation, transfer, and I/O processing. It is allocated to address FE00H in the internal data memory space and initialized to 00H on a reset.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| FE00 | 0000 0000 | R/W | AREG | AREG7 | AREG6 | AREG5 | AREG4 | AREG3 | AREG2 | AREG1 | AREG0 |

2.6 B Register (B)

The B register is combined with the ACC to form a 16-bit arithmetic register during the execution of a 16-bit arithmetic instruction. During a multiplication or division instruction, the B register is used with the ACC and C register to store the results of computation. In addition, during an external memory access instruction (LDX or STX), the B register designates the higher-order 8 bits of the 24-bit address.

The B register is allocated to address FE01H of the internal data memory space and initialized to 00H on a reset.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| FE01 | 0000 0000 | R/W | BREG | BREG7 | BREG6 | BREG5 | BREG4 | BREG3 | BREG2 | BREG1 | BREG0 |

2.7 C Register (C)

The C register is used with the ACC and B register to store the results of computation during the execution of a multiplication or division instruction. In addition, during a C register offset indirect instruction, the C register stores the offset data (-128 to +127) to the contents of an indirect register.

The C register is allocated to address FE02H of the internal data memory space and initialized to 00H on a reset.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| FE02 | 0000 0000 | R/W | CREG | CREG7 | CREG6 | CREG5 | CREG4 | CREG3 | CREG2 | CREG1 | CREG0 |

2.8 Program Status Word (PSW)

The program status word (PSW) is made up of flags that indicate the status of computation results, a flag to access the 9th bit of RAM, and a flag to designate the bank during the LDCW instruction. The PSW is allocated to address FE06H of the internal data memory space and initialized to 00H on a reset.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|-------|-------|--------|------|------|--------|
| FE06 | 0000 0000 | R/W | PSW | CY | AC | PSWB5 | PSWB4 | LDCBNK | OV | PI | PARITY |

CY (bit 7): Carry flag

CY is set (to 1) when a carry occurs as the result of a computation and cleared (to 0) when no carry occurs. There are the following types of carries:

- 1) Carry resulting from an addition
- 2) Borrow resulting from a subtraction
- 3) Borrow resulting from a comparison
- 4) Carry resulting from a rotation

There are some instructions that do not affect this flag at all.

AC (bit 6): Auxiliary carry flag

AC is set (to 1) when a carry or borrow occurs in bit 3 (bit 3 of the higher-order byte during a 16-bit computation) as the result of an addition or subtraction and cleared (to 0) otherwise.

There are some instructions that do not affect this flag at all.

PSWB5, PSWB4 (bits 5 and 4): User bits

These bits can be read and written through instructions. They can be used by the user freely.

LDCBNK (bit 3): Bank flag for the table lookup instruction (LDCW)

This bit designates the ROM bank to be specified when reading the program ROM with a table lookup instruction.

(0: ROM-ADR = 0 to 1FFFF, 1: ROM-ADR = 20000 to 3FFFF)

OV (bit 2): Overflow flag

OV is set (to 1) when an overflow occurs as the result of an arithmetic operation and cleared (to 0) otherwise. An overflow occurs in the following cases:

- 1) When MSB is used as the sign bit and when the result of negative number + negative number or negative number – positive number is a positive.
- 2) When MSB is used as the sign bit and when the result of positive number + positive number or positive number – negative number is a negative number.

- 3) When the higher-order 8 bits of a 16 bits \times 8 bits multiplication is nonzero.
- 4) When the higher-order 16 bits of a 24 bits \times 16 bits multiplication is nonzero.
- 5) When the divisor of a division is 0.

There are some instructions that do not affect this flag at all.

P1 (bit 1): RAM bit 8 data flag

P1 is used to manipulate bit 8 of 9-bit internal data RAM (0000H to FDFFH). Its behavior varies depending on the instruction executed. See Table 2.4.1 for details.

PARITY (bit 0): Parity flag

This bit shows the parity of the accumulator (A register). The parity flag is set (to 1) when there are an odd number of 1s in the A register. It is cleared (to 0) when there are an even number of 1s in the A register.

2.9 Stack Pointer (SP)

The LC870000 series microcontrollers can use RAM addresses 0000H to FDFFH as a stack area. The size of RAM, however, varies depending on the model of the microcontroller. The SP is 16 bits long and made up of two registers: SPL (at address FE0A) and SPH (at address FE0B). It is initialized to 0000H on a reset.

The SP is incremented by 1 before data is saved in stack memory and decremented by 1 after the data is restored from stack memory.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE0A | 0000 0000 | R/W | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 |
| FE0B | 0000 0000 | R/W | SPH | SP15 | SP14 | SP13 | SP12 | SP11 | SP10 | SP9 | SP8 |

The value of the SP changes as follows:

- 1) When the PUSH instruction is executed: $SP = SP + 1$, $RAM(SP) = DATA$
- 2) When the CALL instruction is executed: $SP = SP + 1$, $RAM(SP) = ROMBANK + ADL$
 $SP = SP + 1$, $RAM(SP) = ADH$
- 3) When the POP instruction is executed: $DATA = RAM(SP)$, $SP = SP - 1$
- 4) When the RET instruction is executed: $ADH = RAM(SP)$, $SP = SP - 1$
 $ROM BANK + ADL = RAM(SP)$, $SP = SP - 1$

2.10 Indirect Addressing Registers

The LC870000 series microcontrollers are provided with three addressing schemes ($[Rn]$, $[Rn + C]$, $[off]$) that use the contents of indirect registers (indirect addressing modes). (See Section 2.11 for the addressing modes.) Used for these addressing modes are 64 2-byte indirect registers (R0 to R63) allocated to RAM addresses 0 to 7EH. The indirect registers can also be used as general-purpose registers (e.g., for saving 2-byte data). Naturally, these addresses can be used as ordinary RAM (on a 1 byte (9 bits) basis) if they are not used as indirect registers. R0 to R63 are "system reserved words" to the assembler and need not be defined by the user.

| | RAM | Reserved for system |
|---------|------------|---------------------|
| Address | . | |
| 7FH | R63(upper) | |
| 7EH | R63(lower) | R63 = 7EH |
| . | . | . |
| . | . | . |
| 03H | R1(upper) | |
| 02H | R1(lower) | R1 = 2 |
| 01H | R0(upper) | |
| 00H | R0(lower) | R0 = 0 |

Fig. 2.10.1 Allocation of Indirect Registers

2.11 Addressing Modes

The LC870000 series microcontrollers support the following seven addressing modes:

- 1) Immediate (immediate data refers to data whose value has been established at program preparation (assembly) time.)
- 2) Indirect register (Rn) indirect ($0 \leq n \leq 63$)
- 3) Indirect register (Rn) + C register indirect ($0 \leq n \leq 63$)
- 4) Indirect register (R0) + Offset value indirect
- 5) Direct
- 6) ROM table look-up
- 7) External data memory access

The rest of this section describes these addressing modes.

2.11.1 Immediate Addressing (#)

The immediate addressing mode allows 8-bit (1-byte) or 16-bit (1-word) immediate data to be handled. Examples are given below.

Examples:

| | | |
|---------|-----------|---|
| LD | #12H; | Loads the accumulator with byte data (12H). |
| L1: LDW | #1234H; | Loads the BA register pair with word data (1234H). |
| PUSH | #34H; | Loads the stack with byte data (34H). |
| ADD | #56H; | Adds byte data (56H) to the accumulator. |
| BE | #78H, L1; | Compares byte data (78H) with the accumulator for a branch. |

2.11.2 Indirect Register Indirect Addressing ([Rn])

In the indirect register indirect addressing mode, it is possible to select one of the indirect registers (R0 to R63) and use its contents to designate an address in RAM or SFR. When the selected register contains, for example, "FE02H," it designates the C register.

Example: When R3 contains "123H" (RAM address 6: 23H, RAM address 7: 01H)

| | | | |
|-----|------|-----------|---|
| | LD | [R3]; | Transfers the contents of RAM address 123H to the accumulator. |
| L1: | STW | [R3]; | Transfers the contents of BA register pair to RAM address 123H. |
| | PUSH | [R3]; | Saves the contents of RAM address 123H in the stack. |
| | SUB | [R3]; | Subtracts the contents of RAM address 123H from the accumulator. |
| | DBZ | [R3], L1; | Decrements the contents of RAM address 123H by 1 and causes a branch if zero. |

2.11.3 Indirect Register + C Register Indirect Addressing ([Rn, C])

In the indirect register + C register indirect addressing mode, the result of adding the contents of one of the indirect registers (R0 to R63) to the contents of the C register (-128 to +127 with MSB being the sign bit) designates an address in RAM or SFR. For example, if the selected indirect register contains "FE02H" and the C register contains "FFH (-1)," the address "B register (FE02H + (-1) = FE01H)" is designated.

Examples: When R3 contains "123H" and the C register contains "02H"

| | | | |
|-----|------|--------------|---|
| | LD | [R3, C]; | Transfers the contents of RAM address 125H to the accumulator. |
| L1: | STW | [R3, C]; | Transfers the contents of the BA register pair to RAM address 125H. |
| | PUSH | [R3, C]; | Saves the contents of 125H in the stack. |
| | SUB | [R3, C]; | Subtracts the contents of RAM address 125H from the accumulator. |
| | DBZ | [R3, C], L1; | Decrements the contents of RAM address 125H by 1 and causes a branch if zero. |

<Notes on this addressing mode >

The internal data memory space is divided into three closed functional areas as explained in Section 2.1, namely, 1) system reserved area (FF00H to FFFFH), 2) SFR area (FE00H to FEFFH), and 3) RAM/stack area (0000H to FDFFH). Consequently, it is disallowed to point to a different area using the value of the C register from the basic area designated by the contents of Rn. For example, if the instruction "LD [R5,C]" is executed when R5 contains "0FDFFH" and the C register contains "1," since the basic area is 3) RAM/stack area (0000H to FDFFH), the intended address "0FDFFH+1 = 0FE00H" lies outside the basic area and "0FFH" is consequently placed in the ACC. If the instruction "LD [R5,C]" is executed when R5 contains "0FEFFH" and the C register contains "2," since the basic area is 2) SFR area (FE00H to FEFFH), the intended address "0FEFFH+2 = 0FF01H" lies outside the basic area. In this case, since SFR is confined in an 8-bit address space, the part of the address data addressing outside the 8-bit address space is ignored and the contents of 0FE01H (B register) are placed in the ACC as the result of the computation "0FF01H&0FFH+0FE00H = 0FE01H."

2.11.4 Indirect Register (R0) + Offset Value Indirect Addressing ([off])

In this addressing mode, the results of adding the 7-bit signed offset data off (-64 to + 63) to the contents of the indirect register R0 designate an address in RAM or SFR. If R0 contains "FE02H" and off has a value of "7EH(-2)," for example, the A register (FE02H + (-2) = FE00H) is designated.

Examples: When R0 contains "123H" (RAM address 0: 23H, RAM address 1: 01H)

| | | |
|---------|------------|---|
| LD | [10H]; | Transfers the contents of RAM address 133H to the accumulator. |
| L1: STW | [10H]; | Transfers the contents of the BA register pair to RAM address 133H. |
| PUSH | [10H]; | Saves the contents of RAM address 133H in the stack. |
| SUB | [10H]; | Subtracts the contents of RAM address 133H from the accumulator. |
| DBZ | [10H], L1; | Decrements the contents of RAM address 133H by 1 and causes a branch if zero. |

<Notes on this addressing mode>

The internal data memory space is divided into three closed functional areas as explained in Section 2.1, namely, 1) system reserved area (FF00H to FFFFH), 2) SFR area (FE00H to FEFFH), and 3) RAM/stack area (0000H to FDFFH). Consequently, it is disallowed to point to a different area using an offset value from the basic area designated by the contents of R0. For example, if the instruction "LD [1]" is executed when R0 contains "0FDFFH," since the basic area is 3) RAM/stack area (0000H to FDFFH), the intended address "0FDFFH+1 = 0FE00H" lies outside the basic area and "0FFH" is placed in the ACC as the results of LD. If the instruction "LD [2]" is executed when R0 contains "0FEFFH," since the basic area is 2) SFR (FE00H to FEFFH), the intended address "0FEFFH+2 = 0FF01H" lies outside the basic area. In this case, since SFR is confined in an 8-bit address space, the part of the address data addressing outside the 8-bit address space is ignored and the contents of "0FE01H (B register) are placed in the ACC as the result of computation "0FF01H&0FFH+0FE00H = 0FE01H."

2.11.5 Direct Addressing (dst)

The direct addressing mode allows a RAM or SFR address to be specified directly in an operand. In this addressing mode, the assembler automatically generates optimum instruction code from the address specified in the operand (the number of instruction bytes varies according to the address specified in the operand). Long (middle) range instructions (identified by an "L (M)" at the end of the mnemonic) are available to make the byte count of instructions constant (align instructions with the longest one).

Examples:

| | | |
|---------|-----------|---|
| LD | 123H; | Transfers the contents of RAM address 123H to the accumulator (2-byte instruction). |
| LDL | 123H; | Transfers the contents of RAM address 123H to the accumulator (3-byte instruction). |
| L1: STW | 123H; | Transfers the contents of the BA register pair to RAM address 123H. |
| PUSH | 123H; | Saves the contents of RAM address 123H in the stack. |
| SUB | 123H; | Subtracts the contents of RAM address 123H from the accumulator. |
| DBZ | 123H, L1; | Decrements the contents of RAM address 123H by 1 and causes a branch if zero. |

2.11.6 ROM Table Look-up Addressing

The LC870000 series microcontrollers can read 2-byte data into the BA register pair at once using the LDCW instruction. Three addressing modes [Rn], [Rn, C], and [off] are available for this purpose. (In this case only, Rn are configured as 17-bit registers (128K-byte space)).

For models with banked ROM, it is possible to reference the ROM data in the ROM bank (128K bytes) identified by the LDCBNK flag (bit 3) in the PSW. Consequently, when looking into the ROM table on a series model with banked ROM, execute the LDCW instruction after switching the bank using the SET1 or CLR1 instruction so that the LDCBNK flag designates the ROM bank where the ROM table resides.

Examples:

| | | |
|---------|------------------|---|
| TBL: DB | 34H | |
| DB | 12H | |
| DW | 5678H | |
| • | • | |
| • | • | |
| LDW | #TBL; | Loads the BA register pair with the TBL address. |
| CHGP3 | (TBL >> 17) & 1; | Loads LDCBNK in PSW with bit 17 of the TBL address. (<i>Note 1</i>) |
| CHGP1 | (TBL >> 16) & 1; | Loads P1 in PSW with bit 16 of the TBL address. |
| STW | R0; | Load indirect register R0 with the TBL address (bits 16 to 0). |
| LDCW | [1]; | Reads the ROM table (B=78H, ACC=12H). |
| MOV | #1, C; | Loads the C register with "01H." |
| LDCW | [R0, C]; | Reads the ROM table (B=78H, ACC=12H). |
| INC | C; | Increments the C register by 1. |
| LDCW | [R0, C]; | Reads the ROM table (B=56H, ACC=78H). |

Note 1: LDCBNK (bit 3) of PSW need to be set up only for models with banked ROM.

2.11.7 External Data Memory Addressing

The LC870000 series microcontrollers can access external data memory spaces of up to 16M bytes (24 bits) using the LDX and STX instructions. To designate a 24-bit space, specify the contents of the B register (8 bits) as the highest-order byte of the address and the contents (16 bits) of (Rn), (Rn) + (C), or (R0) + off (either one) as the lower-order bytes of the address.

Examples:

| | | |
|-----|----------|--|
| LDW | #3456H; | Sets up the lower-order 16 bits. |
| STW | R0; | Loads the indirect register R0 with the lower-order 16 bits of the address. |
| MOV | #12H, B; | Sets up the higher-order 8 bits of the address. |
| LDX | [1]; | Transfers the contents of external data memory (address 123457H) to the accumulator. |

2.12 Wait Sequence

2.12.1 Wait Sequence Occurrence

This series of microcontrollers performs wait sequences that suspend the execution of instructions in the following case:

- 1) When continuous data transmission is performed over the SIO0 with SIOCTR (SCON0, bit 4) set, a wait request is generated ahead of each transfer of 8-bit data, in which case a 1-cycle wait sequence (RAM data transfer) is performed.

2.12.2 What is a Wait Sequence?

- 1) When a wait request occurs out of a factor explained in Subsection 2.12.1, the CPU suspends the execution of the instruction for one cycle, during which transfers the required data. This is called a wait sequence.
- 2) The peripheral circuits such as timers and PWM continue processing during the wait sequence.
- 3) A wait sequence extends over no more than two cycles.
- 4) The microcontroller performs no wait sequence when it is in the HALT or HOLD mode.
- 5) Note that one cycle of discrepancy is introduced between the progresses of the program counter and time once a wait sequence occurs.

Table 2.4.1 Chart of State Transitions of Bit 8 (RAM / SFR) and P1

| Instruction | BIT8 (RAM/SFR) | P1 (PSW BIT 1) | Remarks |
|--------------|---|----------------------------|---|
| LD#/LDW# | — | — | |
| LD | — | P1←REG8 | |
| LDW | — | P1←REGH8 | |
| ST | REG8←P1 | — | |
| STW | REGL8, REGH8←P1 | — | |
| MOV | REG8←P1 | — | |
| PUSH# | RAM8←P1 | — | |
| PUSH | RAM8←REG8 | P1←REG8 | |
| PUSHW | RAMH8←REGH8, RAML8←REGL8 | P1←REGH8 | |
| PUSH_P | RAM8←P1 | — | |
| PUSH_BA | RAMH8←P1, RAML8←P1 | — | |
| POP | REG8←RAM8 | P1←RAM8 | P1←bit1 when PSW is popped |
| POPW | REGH8←RAMH8, REGL8←RAML8 | P1←RAMH8 | P1←bit1 when higher-order address of PSW is popped |
| POP_P | — | P1←RAM1 (bit 1) | BIT8 ignored |
| POP_BA | — | P1←RAMH8 | |
| XCH | REG8↔P1 | Same as left. | |
| XCHW | REGH8←P1, REGL8←P1, P1←REGH8 | Same as left. | |
| INC | INC 9 bits | P1←REG8 after computation | INC 9 bits |
| INCW | INC 17 bits, REGL8←lower byte of CY | P1←REGH8 after computation | INC 17 bits |
| DEC | DEC 9 bits | P1←REG8 after computation | DEC 9 bits |
| DECW | DEC 17 bits, REGL8← lower byte of CY inverted | P1←REGH8 after computation | DEC 17 bits |
| DBNZ | DEC 9 bits | P1←REG8 | DEC 9 bits, check lower-order 8 bits |
| DBZ | DEC 9 bits | P1←REG8 | DEC 9 bits, check lower-order 8 bits |
| SET1 | — | — | |
| NOT1 | — | — | |
| CLR1 | — | — | |
| BPC | — | — | |
| BP | — | — | |
| BN | — | — | |
| MUL24 /DIV24 | RAM8←"1" | — | Bit 8 of RAM address for storing results is set to 1. |
| FUNC | — | — | |

Note: A "1" is read if the processing target is an 8-bit register (no bit 8).

Legends:

REG8: Bit 8 of a RAM or SFR location
 REGH8/REGL8: Bit 8 of the higher-order byte of a RAM location or SFR/bit 8 of the lower-order byte
 RAM8: Bit 8 of a RAM location
 RAMH8/RAML8: Bit 8 of the higher-order byte of a RAM location/bit 8 of the lower-order byte

3. Peripheral System Configuration

This chapter describes the internal functional blocks (peripheral system) of the LC872W00 series microcontrollers except the CPU core, RAM, and ROM. Port block diagrams are provided in Appendix A-II for reference.

3.1 Port 0

3.1.1 Overview

Port 0 is an 8-bit I/O port equipped with programmable pull-up resistors. It is made up of a data latch, a data direction register, and a control circuit. Control of the input/output signal direction is accomplished through the data direction register on a bit basis.

This port can also serve as a pin for external interrupts and can release the HOLD mode. As a user option, either CMOS output with a programmable pull-up resistor or N-channel open drain output with a programmable pull-up resistor can be selected as the output type on a bit basis.

3.1.2 Functions

1) Input/output port (8 bits: P00-P07)

- The port output data is controlled by port 0 data latch (P0: FE40) and the I/O direction is controlled by the port 0 data direction register (P0DDR: FE41).
- Each port bit is provided with a programmable pull-up resistor.
- The programmable pull-up resistors may be of either low impedance or high impedance type and they are controlled by the high impedance pull-up register (P0HPU: FE4F).

2) Interrupt pin function

P0FLG (P0FCR: FE42, bit 5) is set when an input port is specified and 0 level data is input to one of port bits whose corresponding bit in the port 0 data latch (P0: FE40) is set to 1.

In this case, if P0IE (P0FCR: FE42, bit 4) is 1, the HOLD mode is released and an interrupt request to vector address 004BH is generated.

Note: When using the interrupt function, all the ports which have been set to inputs with pull-up resistors function as interrupt pins.

3) Multiplexed pin function

Pin P05 also serves as the system clock output, pin P06 as the timer 6 toggle output, pin P07 as the timer 7 toggle output, and P00 to P07 as the analog input channel pins AN0 to AN7.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE40 | 0000 0000 | R/W | P0 | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| FE41 | 0000 0000 | R/W | P0DDR | P07DDR | P06DDR | P05DDR | P04DDR | P03DDR | P02DDR | P01DDR | P00DDR |
| FE42 | 0000 0000 | R/W | P0FCR | T7OE | T6OE | P0FLG | P0IE | CLKOEN | CKODV2 | CKODV1 | CKODV0 |
| FE4F | 0000 0000 | R/W | P0HPU | P07HPU | P06HPU | P05HPU | P04HPU | P03HPU | P02HPU | P01HPU | P00HPU |

Port 0

3.1.3 Related Registers

3.1.3.1 Port 0 data latch (P0)

- 1) The port 0 data latch is an 8-bit register for controlling port 0 output data, pull-up resistors and port 0 interrupts.
- 2) When this register is read with an instruction, data at pins P00 to P07 is read in. If P0 (FE40) is manipulated with an instruction NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC, the contents of the register are referenced instead of the data at port pins.
- 3) Port 0 data can always be read regardless of the I/O state of the port.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE40 | 0000 0000 | R/W | P0 | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |

3.1.3.2 Port 0 data direction register (P0DDR)

- 1) The port 0 data direction register is an 8-bit register that controls the I/O direction of port 0 data on a bit basis. Port P0n is placed in the output mode when bit P0nDDR is set to 1 and in the input mode when bit P0nDDR is set to 0.
- 2) When bit P1nDDR is set to 0 and the bit P0n of the port 0 data latch is set to 1, port P0n becomes an input with a pull-up resistor.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE41 | 0000 0000 | R/W | P0DDR | P07DDR | P06DDR | P05DDR | P04DDR | P03DDR | P02DDR | P01DDR | P00DDR |

3.1.3.3 Port 0 high impedance pull-up register (P0HPU)

- 1) Port 0 high impedance pull-up register is an 8-bit register that controls selecting high or low impedance resistor for port 0 in 1 bit units.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE4F | 0000 0000 | R/W | P0HPU | P07HPU | P06HPU | P05HPU | P04HPU | P03HPU | P02HPU | P01HPU | P00HPU |

| Register Data | | | Port P0n State | | Internal Pull-up Resistor |
|---------------|--------|--------|----------------|--|---------------------------|
| P0n | P0nDDR | P0nHPU | Input | Output | |
| 0 | 0 | – | Enabled | Open | OFF |
| 1 | 0 | 0 | Enabled | Internal low impedance pull-up resistor | ON |
| 1 | 0 | 1 | Enabled | Internal high impedance pull-up resistor | ON |
| 0 | 1 | – | Enabled | Low | OFF |
| 1 | 1 | – | Enabled | High/Open (CMOS/N-channel open drain) | OFF |

3.1.3.4 Port 0 Function Control Register (P0FCR)

- 1) This 8-bit register controls Port 0 multiplexed output pins.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|------|------|-------|------|--------|--------|--------|--------|
| FE42 | 0000 0000 | R/W | P0FCR | T7OE | T6OE | P0FLG | P0IE | CLKOEN | CKODV2 | CKODV1 | CKODV0 |

T7OE (bit 7):

This bit controls the output data of pin P07. It is disabled when P07 is in the input mode.

When P07 is in the output mode:

0: Carries the value of the port data latch.

1: Carries the OR of the waveform that toggles at the interval determined by timer 7 and the value of the port data latch.

T6OE (bit 6):

This bit controls the output data of pin P06. It is disabled when P06 is in the input mode.

When P06 is in the output mode:

0: Carries the value of the port data latch.

1: Carries the OR of the waveform that toggles at the interval determined by timer 6 and the value of the port data latch.

P0FLG (bit 5): P0 interrupt source flag

This flag is set when a low level is applied to a port 0 pin that is set up for input and the corresponding P0 (FE40) bit is set.

A HOLD mode release signal and an interrupt request to vector address 004BH are generated when both this bit and the interrupt request enable bit (P0IE) are set to 1.

This bit must be cleared with an instruction as it is not cleared automatically.

P0IE (bit 4): P0 interrupt request enable

Setting this bit and P0FLG to 1 generates a HOLD mode reset signal and an interrupt request to vector address 004BH.

CLKOEN (bit 3):

This bit controls the output data of pin P05. It is disabled when P05 is in the input mode.

When P05 is in the output mode:

0: Carries the value of the port data latch.

1: Carries the OR of the system clock output and the value of the port data latch.

CKODV2 (bit 2):**CKODV1 (bit 1):****CKODV0 (bit 0):**

These three bits define the frequency of the system clock to be placed at P05.

000: Frequency of source oscillator selected as system clock

001: 1/2 of frequency of source oscillator selected as system clock

010: 1/4 of frequency of source oscillator selected as system clock

011: 1/8 of frequency of source oscillator selected as system clock

100: 1/16 of frequency of source oscillator selected as system clock

101: 1/32 of frequency of source oscillator selected as system clock

110: 1/64 of frequency of source oscillator selected as system clock

111: Frequency of source oscillator selected as subclock

<Notes on the use of the clock output feature>

Take notes 1) to 3) given below when using the clock output function. Anomalies may be observed in the waveform of the port clock output if these notes are violated.

- 1) Do not change the frequency of the clock output divider setting when CLKOEN (bit 3) is set to 1.
→ Do not change the settings of CKODV2 to CKODV0 (bits 2-0).
- 2) Do not change the system clock selection when CLKOEN (bit 3) is set to 1.
→ Do not change the settings of CLKCB5 and CLKCB4 (bits 5 and 4) of the OCR register, SRCSEL (bit 1) of OCR3 register, and VMR3SEL (bit 7) of VM3CR register.
- 3) CLKOEN (bit 3) will not go to 0 immediately even when the user executes an instruction that loads the P0FCR register with such data that sets the state of CLKOEN from 1 to 0. CLKOEN is set to 0 at the end of the clock that is being output (on detection of a falling edge of the clock).
Accordingly, when changing the clock divider setting or changing the system clock selection after setting CLKOEN to 0 with an instruction, be sure to read the CLKOEN value in advance and make sure that it is 0.

Port 0

3.1.4 Options

Two user options are available.

- 1) CMOS output (with a programmable pull-up resistor)
- 2) N-channel open drain output (with a programmable pull-up resistor)

3.1.5 HALT and HOLD Mode Operation

When in the HALT or HOLD mode, port 0 retains the state that is established when the HALT or HOLD mode is entered.

3.2 Port 1

3.2.1 Overview

Port 1 is an 8-bit I/O port equipped with programmable pull-up resistors. It is made up of a data latch, a data direction register, a function control register, and a control circuit. Control of the input/output signal direction is accomplished by the data direction register on a bit basis. Port 1 can also be used as a serial interface I/O port or PWM output port by manipulating its function control register.

As a user option, either CMOS output with a programmable pull-up resistor or N-channel open drain output with a programmable pull-up resistor can be selected as the output type on a bit basis.

3.2.2 Functions

1) I/O port (8 bits: P10 to P17)

- The port output data is controlled by the port 1 data latch (P1: FE44) and the I/O direction is controlled by the port 1 data direction register (P1DDR: FE45).
- Each port bit is provided with a programmable pull-up resistor.

2) Multiplexed pin functions

P17 is also used as the timer 1 PWMH/base timer BUZ output, P16 as the timer 1 PWML output, P15 to P13 as SIO1 I/O, and P12 to P10 as SIO0 I/O.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE44 | 0000 0000 | R/W | P1 | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
| FE45 | 0000 0000 | R/W | P1DDR | P17DDR | P16DDR | P15DDR | P14DDR | P13DDR | P12DDR | P11DDR | P10DDR |
| FE46 | 0000 0000 | R/W | P1FCR | P17FCR | P16FCR | P15FCR | P14FCR | P13FCR | P12FCR | P11FCR | P10FCR |
| FE47 | 00H0 H0H0 | R/W | P1TST | FIX0 | FIX0 | - | FIX0 | - | DSNKOT | - | FIX0 |

Bits 7, 6, 4, and 0 of P1TST (FE47) are reserved for testing. They must always be set to 0.

Bit 2 of P1TST (FE47) is used to control the realtime output of the high-speed clock counter. It is explained in the chapter on high-speed clock counters.

3.2.3 Related Registers

3.2.3.1 Port 1 data latch (P1)

- 1) The port 1 data latch is an 8-bit register for controlling port 1 output data and pull-up resistors.
- 2) When this register is read with an instruction, data at pins P10 to P17 is read in. If P1 (FE44) is manipulated with an instruction NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC, the contents of the register are referenced instead of the data at port pins.
- 3) Port 1 data can always be read regardless of the I/O state of the port.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE44 | 0000 0000 | R/W | P1 | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |

Port 1

3.2.3.2 Port 1 data direction register (P1DDR)

- 1) The port 1 data direction register is an 8-bit register that controls the I/O direction of port 1 data on a bit basis. Port P1n is placed in the output mode when bit P1nDDR is set to 1 and in the input mode when bit P1nDDR is set to 0.
- 2) When bit P1nDDR is set to 0, and the bit P1n of the port 1 data latch is set to 1, port P1n becomes an input with a pull-up resistor.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE45 | 0000 0000 | R/W | P1DDR | P17DDR | P16DDR | P15DDR | P14DDR | P13DDR | P12DDR | P11DDR | P10DDR |

| Register Data | | Port P1n State | | Internal Pull-up Resistor |
|---------------|--------|----------------|---------------------------------------|---------------------------|
| P1n | P1nDDR | Input | Output | |
| 0 | 0 | Enabled | Open | OFF |
| 1 | 0 | Enabled | Internal pull-up resistor | ON |
| 0 | 1 | Enabled | Low | OFF |
| 1 | 1 | Enabled | High/open (CMOS/N-channel open drain) | OFF |

3.2.3.3 Port 1 function control register (P1FCR)

- 1) The port 1 function control register is an 8-bit register that controls the multiplexed pin outputs function of port 1.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE46 | 0000 0000 | R/W | P1FCR | P17FCR | P16FCR | P15FCR | P14FCR | P13FCR | P12FCR | P11FCR | P10FCR |

| n | P1nFCR | P1n | P1n Pin Data in Output Mode (P1nDDR=1) |
|---|--------|-----|---|
| 7 | 0 | – | Value of port data latch (P17) |
| | 1 | 0 | Timer 1PWMH or BUZ data for base timer |
| | 1 | 1 | Timer 1PWMH or inverted BUZ data for base timer |
| 6 | 0 | – | Value of port data latch (P16) |
| | 1 | 0 | Timer 1 PWML data |
| | 1 | 1 | Timer 1 PWML inverted data |
| 5 | 0 | – | Value of port data latch (P15) |
| | 1 | 0 | SIO1 clock output data |
| | 1 | 1 | High output |
| 4 | 0 | – | Value of port data latch (P14) |
| | 1 | 0 | SIO1 output data |
| | 1 | 1 | High output |
| 3 | 0 | – | Value of port data latch (P13) |
| | 1 | 0 | SIO1 output data |
| | 1 | 1 | High output |
| 2 | 0 | – | Value of port data latch (P12) |
| | 1 | 0 | SIO0 clock output data |
| | 1 | 1 | High output |
| 1 | 0 | – | Value of port data latch (P11) |
| | 1 | 0 | SIO0 output data |
| | 1 | 1 | High output |
| 0 | 0 | – | Value of port data latch (P10) |
| | 1 | 0 | SIO0 output data |
| | 1 | 1 | High output |

The high data output at a pin that is selected as an N-channel open drain output (user option) is represented by an open circuit.

P17FCR (bit 7): P17 function control (timer 1 PWMH or base timer BUZ output control)

This bit controls the output data at pin P17.

When P17 is placed in the output mode ($P17DDR = 1$) and P17FCR is set to 1, timer 1 PWMH output or the EOR of the port data latch and the BUZ output data from the base timer is placed at pin 17.

PWMH output from timer 1 or buzzer output from the base timer can be selected by controlling BUZSEL (FE5F: ISL, bit 3).

P16FCR (bit 6): P16 function control (timer 1 PWML output control)

This bit controls the output data at pin P16.

When P16 is placed in the output mode ($P16DDR = 1$) and P16FCR is set to 1, the EOR of timer 1 PWML output data and the port data latch is placed at pin 16.

P15FCR (bit 5): P15 function control (SIO1 clock output control)

This bit controls the output data at pin P15.

When P15 is placed in the output mode ($P15DDR = 1$) and P15FCR is set to 1, the OR of the SIO1 clock output data and the port data latch is placed at pin 15.

P14FCR (bit 4): P14 function control (SIO1 data output control)

This bit controls the output data at pin P14.

When P14 is placed in the output mode ($P14DDR = 1$) and P14FCR is set to 1, the OR of the SIO1 output data and the port data latch is placed at pin P14.

When the SIO1 is active, SIO1 input data is read from P14 regardless of the I/O state of P14.

P13FCR (bit 3): P13 function control (SIO1 data output control)

This bit controls the output data at pin P13.

When P13 is placed in the output mode ($P13DDR = 1$) and P13FCR is set to 1, the OR of the SIO1 output data and the port data latch is placed at pin P13.

P12FCR (bit 2): P12 function control (SIO0 clock output control)

This bit controls the output data at pin P12.

When P12 is placed in the output mode ($P12DDR = 1$) and P12FCR is set to 1, the OR of the SIO0 clock output data and the port data latch is placed at pin P12.

P11FCR (bit 1): P11 function control (SIO0 data output control)

This bit controls the output data at pin P11.

When P11 is placed in the output mode ($P11DDR = 1$) and P11FCR is set to 1, the OR of the SIO0 output data and the port data latch is placed at pin P11.

When the SIO0 is active, SIO0 input data is read from P11 regardless of the I/O state of P11.

P10FCR (bit 0): P10 function control (SIO0 data output control)

This bit controls the output data at pin P10.

When P10 is placed in the output mode ($P10DDR = 1$) and P10FCR is set to 1, the OR of the SIO0 output data and the port data latch is placed at pin P10.

Port 1

3.2.4 Options

Two user options are available.

- 1) CMOS output (with a programmable pull-up resistor)
- 2) N-channel open drain output (with a programmable pull-up resistor)

3.2.5 HALT and HOLD Mode Operation

When in the HALT or HOLD mode, port 1 retains the state that is established when the HALT or HOLD mode is entered.

3.3 Port 2

3.3.1 Overview

Port 2 is an 8-bit I/O port equipped with programmable pull-up resistors. It is made up of a data latch, a data direction register, and a control circuit. Control of the input/output signal direction is accomplished by the data direction register on a bit basis.

Port 2 can also serve as an input port for external interrupts. It can also be used as an input port for the timer 1 count clock input, timer 0 capture signal input, and HOLD mode release signal input.

As a user option, either CMOS output with a programmable pull-up resistor or N-channel open drain output with a programmable pull-up resistor can be selected as the output type on a bit basis.

3.3.2 Functions

1) Input/output port (8 bits: P20 to P27)

- The port 2 data latch (P2: FE48) is used to control port output data and the port 2 data direction register (P2DDR: FE49) to control the I/O direction of port data.
- Each port bit is provided with a programmable pull-up resistor.

2) Interrupt input pin function

The port (INT4) selected out of P20 to P23 and the port (INT5) selected out of P24 to P27 are provided with a pin interrupt function. This function detects a low edge, a high edge, or both edges and sets the interrupt flag. These selected two ports can also serve as timer 1 count clock input or timer 0 capture signal input.

3) Hold mode release function

- When the interrupt flag and interrupt enable flag are set by INT4 or INT5, a HOLD mode release signal is generated, releasing the HOLD mode. The CPU then enters the HALT mode (system clock by medium-speed RC or low-speed RC). When the interrupt is accepted, the CPU switches from the HALT mode to normal operating mode.
- When a signal change that will set the INT4 or INT5 interrupt flag is input in the HOLD mode, that interrupt flag is set. In this case, the HOLD mode is released if the corresponding interrupt enable flag is set.

The interrupt flag, however, cannot be set by a rising edge occurring when INT4 or INT5 data that is established when the HOLD mode is entered is in the high state or by a falling edge occurring when INT4 or INT5 data that is established when the HOLD mode is entered is in the low state. Consequently, to release the HOLD mode with INT4 or INT5, it is recommended that INT4 or INT5 be used in the double edge interrupt mode.

4) Multiplexed pin function

- Pins P20 and P21 of port 2 are also used by the UART1 input/output function. These pins are explained in the pertinent chapters.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|---------|---------|--------|--------|---------|---------|--------|--------|
| FE48 | 0000 0000 | R/W | P2 | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 |
| FE49 | 0000 0000 | R/W | P2DDR | P27DDR | P26DDR | P25DDR | P24DDR | P23DDR | P22DDR | P21DDR | P20DDR |
| FE4A | 0000 0000 | R/W | I45CR | INT5HEG | INT5LEG | INT5IF | INT5IE | INT4HEG | INT4LEG | INT4IF | INT4IE |
| FE4B | 0000 0000 | R/W | I45SL | I5SL3 | I5SL2 | I5SL1 | I5SL0 | I4SL3 | I4SL2 | I4SL1 | I4SL0 |

Port 2

3.3.3 Related Registers

3.3.3.1 Port 2 data latch (P2)

- 1) The port 2 data latch is an 8-bit register for controlling port 2 output data and pull-up resistors.
- 2) When this register is read with an instruction, data at pins P20 to P27 is read in. If P2 (FE48) is manipulated with an instruction NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC, the contents of the register are referenced instead of the data at port pins.
- 3) Port 2 data can always be read regardless of the I/O state of the port.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE48 | 0000 0000 | R/W | P2 | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 |

3.3.3.2 Port 2 data direction register (P2DDR)

- 1) The port 2 data direction register is an 8-bit register that controls the I/O direction of port 2 data on a bit basis. Port P2n is placed in the output mode when bit P2nDDR is set to 1 and in the input mode when bit P2nDDR is set to 0.
- 2) When bit P2nDDR is set to 0 and the bit P2n of the port 2 data latch is set to 1, port P2n becomes an input with a pull-up resistor

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE49 | 0000 0000 | R/W | P2DDR | P27DDR | P26DDR | P25DDR | P24DDR | P23DDR | P22DDR | P21DDR | P20DDR |

| Register Data | | Port P2n State | | Internal Pull-up Resistor |
|---------------|--------|----------------|---------------------------------------|---------------------------|
| P2n | P2nDDR | Input | Output | |
| 0 | 0 | Enabled | Open | OFF |
| 1 | 0 | Enabled | Internal pull-up resistor | ON |
| 0 | 1 | Enabled | Low | OFF |
| 1 | 1 | Enabled | High/open (CMOS/N-channel open drain) | OFF |

3.3.3.3 External interrupt 4/5 control register (I45CR)

- 1) This register is an 8-bit register for controlling external interrupts 4 and 5.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|---------|---------|--------|--------|---------|---------|--------|--------|
| FE4A | 0000 0000 | R/W | I45CR | INT5HEG | INT5LEG | INT5IF | INT5IE | INT4HEG | INT4LEG | INT4IF | INT4IE |

INT5HEG (bit 7): INT5 rising edge detection control

INT5LEG (bit 6): INT5 falling edge detection control

| INT5HEG | INT5LEG | INT5 Interrupt Conditions (Pin Data) |
|---------|---------|--------------------------------------|
| 0 | 0 | No edge detection |
| 0 | 1 | Falling edge detection |
| 1 | 0 | Rising edge detection |
| 1 | 1 | Both edges detection |

INT5IF (bit 5): INT5 interrupt source flag

This bit is set when the conditions specified by INT5HEG and INT5LEG are satisfied.

When this bit and the INT5 interrupt request enable bit (INT5IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 001BH are generated.

The interrupt flag, however, cannot be set by a rising edge occurring when INT5 data which is established when the HOLD mode is entered is in the high state or by a falling edge occurring when INT5 data which is established when the HOLD mode is entered is in the low state. Consequently, to release the HOLD mode with INT5, it is recommended that INT5 be used in the double edge interrupt mode.

This bit must be cleared with an instruction as it is not cleared automatically.

INT5IE (bit 4): INT5 interrupt request enable

When this bit and INT5IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 001BH are generated.

INT4HEG (bit 3): INT4 rising edge detection control

INT4LEG (bit 2): INT4 falling edge detection control

| INT4HEG | INT4LEG | INT4 Interrupt Conditions (Pin Data) |
|---------|---------|--------------------------------------|
| 0 | 0 | No edge detection |
| 0 | 1 | Falling edge detection |
| 1 | 0 | Rising edge detection |
| 1 | 1 | Both edges detection |

INT4IF (bit 1): INT4 interrupt source flag

This bit is set when the conditions specified by INT4HEG and INT4LEG are satisfied.

When this bit and the INT4 interrupt request enable bit (INT4IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 0013H are generated.

The interrupt flag, however, cannot be set by a rising edge occurring when INT4 data which is established when the HOLD mode is entered is in the high state or by a falling edge occurring when INT4 data which is established when the HOLD mode is entered is in the low state. Consequently, to release the HOLD mode with INT4, it is recommended that INT4 be used in the double edge interrupt mode.

This bit must be cleared with an instruction as it is not cleared automatically.

INT4IE (bit 0): INT4 interrupt request enable

When this bit and INT4IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 0013H are generated.

3.3.3.4 External interrupt 4/5 pin select register (I45SL)

- 1) This register is an 8-bit register used to select pins for the external interrupts 4 and 5.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| FE4B | 0000 0000 | R/W | I45SL | I5SL3 | I5SL2 | I5SL1 | I5SL0 | I4SL3 | I4SL2 | I4SL1 | I4SL0 |

Port 2

I5SL3 (bit 7): INT5 pin select

I5SL2 (bit 6): INT5 pin select

| I5SL3 | I5SL2 | Pin Assigned to INT5 |
|--------------|--------------|-----------------------------|
| 0 | 0 | Port pin P24 |
| 0 | 1 | Port pin P25 |
| 1 | 0 | Port pin P26 |
| 1 | 1 | Port pin P27 |

I5SL1 (bit 5): INT5 pin function select

I5SL0 (bit 4): INT5 pin function select

When the data change specified in the external interrupt 4/5 control register (I45CR) is given to the pin that is assigned to INT5, timer 1 count clock input and timer 0 capture signal are generated.

| I5SL1 | I5SL0 | Function Other Than INT5 Interrupt |
|--------------|--------------|---|
| 0 | 0 | None |
| 0 | 1 | Timer 1 count clock input |
| 1 | 0 | Timer 0L capture signal input |
| 1 | 1 | Timer 0H capture signal input |

I4SL3 (bit 3): INT4 pin select

I4SL2 (bit 2): INT4 pin select

| I4SL3 | I4SL2 | Pin Assigned to INT4 |
|--------------|--------------|-----------------------------|
| 0 | 0 | Port pin P20 |
| 0 | 1 | Port pin P21 |
| 1 | 0 | Port pin P22 |
| 1 | 1 | Port pin P23 |

I4SL1 (bit 1): INT4 pin function select

I4SL0 (bit 0): INT4 pin function select

When the data change specified in the external interrupt 4/5 control register (I45CR) is given to the pin that is assigned to INT4, timer 1 count clock input and timer 0 capture signal are generated.

| I4SL1 | I4SL0 | Function other than INT4 Interrupt |
|--------------|--------------|---|
| 0 | 0 | None |
| 0 | 1 | Timer 1 count clock input |
| 1 | 0 | Timer 0L capture signal input |
| 1 | 1 | Timer 0H capture signal input |

Notes:

- 1) When timer 0L capture signal input or timer 0H capture signal input is specified for INT4 or INT5 together with in port 7, the signal from port 7 is ignored.
- 2) When INT4 and INT5 are specified in duplicate for timer 1 count clock input, timer 0L capture signal input, or timer 0H capture signal input, both interrupts are accepted. If both INT4 and INT5 events occur at the same time, however, only one event is recognized.
- 3) When at least one of INT4 and INT5 is specified as timer 1 count clock input, timer 1L functions as an event counter. If neither INT4 nor INT5 is specified for timer 1 count clock input, the timer 1L counter counts on every 2T_{cyc}.

3.3.4 Options

Two user options are available.

- 1) CMOS output (with a programmable pull-up resistor)
- 2) N-channel open drain output (with a programmable pull-up resistor)

3.3.5 HALT and Hold Mode Operation

When in the HALT or HOLD mode, port 2 retains the state that is established when the HALT or HOLD mode is entered.

3.4 Port 3

3.4.1 Overview

Port 3 is a 6-bit I/O port equipped with programmable pull-up resistors. It is made up of a data latch, a data direction register, and a control circuit. Control of the input/output signal direction is accomplished by the data direction register on a bit basis.

As a user option, either CMOS output with a programmable pull-up resistor or N-channel open drain output with a programmable pull-up resistor can be selected as the output type on a bit basis.

3.4.2 Functions

- 1) Input/output port (6 bits: P31 to P36)
 - The port 3 data latch (P3: FE4C) is used to control the port output data and the port 3 data direction register (P3DDR: FE4D) to control the I/O direction of port data.
 - Each port bit is provided with a programmable pull-up resistor.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|------|--------|--------|--------|--------|--------|--------|------|
| FE4C | H000 000H | R/W | P3 | - | P36 | P35 | P34 | P33 | P32 | P31 | - |
| FE4D | H000 000H | R/W | P3DDR | - | P36DDR | P35DDR | P34DDR | P33DDR | P32DDR | P31DDR | - |

3.4.3 Related Registers

3.4.3.1 Port 3 data latch (P3)

- 1) This data latch is a 6-bit register for controlling the port 3 output data and its pull-up resistors.
- 2) When this register is read with an instruction, the data at pins P31 to P36 is read in. If P3 (FE4C) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC or DEC instruction, the contents of the register are referenced instead of the data at the pins.
- 3) Data can always be read from port 3 regardless of its I/O state.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE4C | H000 000H | R/W | P3 | - | P36 | P35 | P34 | P33 | P32 | P31 | - |

3.4.3.2 Port 3 data direction register (P3DDR)

- 1) The port 3 data direction register is a 6-bit register for controlling the I/O direction of port 3 data on a bit basis. Port P3n is placed in the output mode when bit P3nDDR is set to 1 and in the input mode when bit P3nDDR is set to 0.
- 2) Port P3n is designated as an input with a pull-up resistor when bit P3nDDR is set to 0 and bit P3n of port 3 data latch is set to 1.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|------|--------|--------|--------|--------|--------|--------|------|
| FE4D | H000 000H | R/W | P3DDR | - | P36DDR | P35DDR | P34DDR | P33DDR | P32DDR | P31DDR | - |

| Register Data | | Port P3n State | | Internal Pull-up Resistor |
|---------------|--------|----------------|---------------------------------------|---------------------------|
| P3n | P3nDDR | Input | Output | |
| 0 | 0 | Enabled | Open | OFF |
| 1 | 0 | Enabled | Internal pull-up resistor | ON |
| 0 | 1 | Enabled | Low | OFF |
| 1 | 1 | Enabled | High/open (CMOS/N-channel open drain) | OFF |

3.4.4 Options

Two user options are available.

- 1) CMOS output (with a programmable pull-up resistor)
- 2) N-channel open drain output (with a programmable pull-up resistor)

3.4.5 HALT and HOLD Mode Operation

When in the HALT or HOLD mode, port 3 retains the state that is established when the HALT or HOLD mode is entered.

3.5 Port 7

3.5.1 Overview

Port 7 is a 4-bit I/O port equipped with programmable pull-up resistors. It is made up of a data control latch and a control circuit. The input/output direction of port data can be controlled on a bit basis.

Port 7 can be used as an input port for external interrupts. It can also be used as an input port for the timer 0 count clock input, capture signal input, and HOLD mode release signal input.

There is no user option for this port.

3.5.2 Functions

- 1) Input/output port (4 bits: P70 to P73)
 - The lower-order 4 bits of the port 7 control register (P7: FE5C) are used to control the port output data and the higher-order 4 bits to control the I/O direction of port data.
 - P70 is of the N-channel open drain output type and P71 to P73 are of CMOS output type.
 - Each port bit is provided with a programmable pull-up resistor.
- 2) Interrupt input pin function
 - P70 and P71 are assigned to INT0 and INT1, respectively, and used to detect a low or high level, or a low or high edge and set the interrupt flag.
 - P72 and P73 are assigned to INT2 and INT3, respectively, and used to detect a low or high edge, or both edges and set the interrupt flag.
- 3) Timer 0 count input function

A count signal is sent to timer 0 each time a signal change such that the interrupt flag is set is supplied to the port selected from P72 and P73.
- 4) Timer 0L capture input function

A timer 0L capture signal is generated each time a signal change such that the interrupt flag is set is supplied to the port selected from P70 and P72.

When a selected level of signal is input to P70 that is specified for level-triggered interrupts, a timer 0L capture signal is generated at 1 cycle interval.
- 5) Timer 0H capture input function

A timer 0H capture signal is generated each time a signal change such that the interrupt flag is set is supplied to the port selected from P71 and P73.

When a selected level of signal is input to P71 that is specified for level-triggered interrupts, a timer 0H capture signal is generated at 1 cycle interval.

6) HOLD mode release function

- When the interrupt flag and interrupt enable flag are set by INT0, INT1, or INT2, a HOLD mode release signal is generated, releasing the HOLD mode. The CPU then enters the HALT mode (system clock by medium-speed RC or low-speed RC). When the interrupt is accepted, the CPU switches from the HALT mode to normal operating mode.
- When a signal change such that the interrupt flag is set is input to P70 or P71 in the HOLD mode, the interrupt flag is set. In this case, the HOLD mode is released if the corresponding interrupt enable flag is set.
- When a signal change such that the interrupt flag is set is input to P72 in the HOLD mode, the interrupt flag is set. In this case, the HOLD mode is released if the corresponding interrupt enable flag is set. The interrupt flag, however, cannot be set by a rising edge occurring when P72 data which is established when the HOLD mode is entered is in the high state or by a falling edge occurring when P72 data which is established when the HOLD mode is entered is in the low state. Consequently, to release the HOLD mode with P72, it is recommended that P72 be used in the double edge interrupt mode.

7) Multiplexed pin function

- The pin P70 is also used as the AN8 analog input channel pin and pin P71 as the AN9 analog input channel pin.

| | Input | Output | Interrupt Input Signal Detection | Timer 0 Count Input | Capture Input | Hold Mode Release |
|-----|---|-------------------------|-------------------------------------|------------------------|------------------|----------------------|
| P70 | With programmable pull-up resistor | N-channel open drain | L level, H level, L edge, H edge | — | Timer 0L | Enabled(Note) |
| P71 | | CMOS | L edge, H edge, both edges | — | Timer 0H | Enabled (Note) |
| P72 | | | | Available | Timer 0L | Enabled |
| P73 | | | | Available | Timer 0H | — |

Note: P70 and P71 HOLD mode release is available only when level detection is set.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|---------|---------|--------|--------|---------|---------|--------|--------|
| FE5C | 0000 0000 | R/W | P7 | P73DDR | P72DDR | P71DDR | P70DDR | P73DT | P72DT | P71DT | P70DT |
| FE5D | 0000 0000 | R/W | I01CR | INT1LH | INT1LV | INT1IF | INT1IE | INT0LH | INT0LV | INT0IF | INT0IE |
| FE5E | 0000 0000 | R/W | I23CR | INT3HEG | INT3LEG | INT3IF | INT3IE | INT2HEG | INT2LEG | INT2IF | INT2IE |
| FE5F | 0000 0000 | R/W | ISL | ST0HCP | ST0LCP | BTIMC1 | BTIMC0 | BUZON | NFSEL | NFON | ST0IN |

3.5.3 Related Registers

3.5.3.1 Port 7 control register (P7)

- 1) The port 7 control register is an 8-bit register for controlling the I/O of port 7 data and pull-up resistors.
- 2) When this register is read with an instruction, data at pins P70 to P73 is read into bits 0 to 3. Bits 4 to 7 are loaded with bits 4 to 7 of register P7. If P7 (FE5C) is manipulated with an instruction NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC, the contents of the register are referenced as bits 0 to 3 instead of the data at port pins.
- 3) Port 7 data can always be read regardless of the I/O state of the port

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|--------|--------|--------|-------|-------|-------|-------|
| FE5C | 0000 0000 | R/W | P7 | P73DDR | P72DDR | P71DDR | P70DDR | P73DT | P72DT | P71DT | P70DT |

Port 7

| Register Data | | Port P7n State | | Internal Pull-up Resistor |
|---------------|--------|----------------|---------------------------|---------------------------|
| P7nDT | P7nDDR | Input | Output | |
| 0 | 0 | Enabled | Open | OFF |
| 1 | 0 | Enabled | Internal pull-up resistor | ON |
| 0 | 1 | Enabled | CMOS-Low | OFF |
| 1 | 1 | Enabled | CMOS-High (P70 is open) | ON |

P73DDR (bit 7): P73 I/O control

A 1 or 0 in this bit controls the output (CMOS) or input of pin P73.

P72DDR (bit 6): P72 I/O control

A 1 or 0 in this bit controls the output (CMOS) or input of pin P72.

P71DDR (bit 5): P71 I/O control

A 1 or 0 in this bit controls the output (CMOS) or input of pin P71.

P70DDR (bit 4): P70 I/O control

A 1 or 0 in this bit controls the output (N-channel open drain) or input of pin P70.

P73DT (bit 3): P73 data

The value of this bit is output from pin P73 when P73DDR is set to 1.

A 1 or 0 in this bit turns on or off the internal pull-up resistor for pin P73.

P72DT (bit 2): P72 data

The value of this bit is output from pin P72 when P72DDR is set to 1.

A 1 or 0 in this bit turns on or off the internal pull-up resistor for pin P72.

P71DT (bit 1): P71 data

The value of this bit is output from pin P71 when P71DDR is set to 1.

A 1 or 0 in this bit turns on or off the internal pull-up resistor for pin P71.

P70DT (bit 0): P70 data

The value of this bit is output from pin P70 when P70DDR is set to 1. Since this bit is of N-channel open drain output type, however, it is placed in the high-impedance state when P70DT is set to 1.

A 1 or 0 in this bit turns on or off the internal pull-up resistor for pin P70.

3.5.3.2 External interrupt 0/1 control register (I01CR)

1) This register is an 8-bit register for controlling external interrupts 0 and 1.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE5D | 0000 0000 | R/W | I01CR | INT1LH | INT1LV | INT1HF | INT1HE | INT0LH | INT0LV | INT0IF | INT0IE |

INT1LH (bit 7): INT1 detection polarity select**INT1LV (bit 6): INT1 detection level/edge select**

| INT1LH | INT1LV | INT1 Interrupt Conditions (P71 Pin Data) |
|--------|--------|--|
| 0 | 0 | Falling edge detection |
| 0 | 1 | Low level detection |
| 1 | 0 | Rising edge detection |
| 1 | 1 | High level detection |

INT1IF (bit 5): INT1 interrupt source flag

This bit is set when the conditions specified by INT1LH and INT1LV are satisfied. When this bit and the INT1 interrupt request enable bit (INT1IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 000BH are generated.

This bit must be cleared with an instruction as it is not cleared automatically.

INT1IE (bit 4): INT1 interrupt request enable

When this bit and INT1IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 000BH are generated.

INT0LH (bit 3): INT0 detection polarity select**INT0LV (bit 2): INT0 detection level/edge select**

| INT0LH | INT0LV | INT0 Interrupt Conditions (P70 Pin Data) |
|--------|--------|--|
| 0 | 0 | Falling edge detection |
| 0 | 1 | Low level detection |
| 1 | 0 | Rising edge detection |
| 1 | 1 | High level detection |

INT0IF (bit 1): INT0 interrupt source flag

This bit is set when the conditions specified by INT0LH and INT0LV are satisfied. When this bit and the INT0 interrupt request enable bit (INT0IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 0003H are generated.

This bit must be cleared with an instruction as it is not cleared automatically.

INT0IE (bit 0): INT0 interrupt request enable

When this bit and INT0IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 0003H are generated.

Note: INT0 and INT1 HOLD mode release is available only when level detection is set.

3.5.3.3 External interrupt 2/3 control register (I23CR)

- 1) This register is an 8 bit register for controlling external interrupts 2 and 3.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|---------|---------|--------|--------|---------|---------|--------|--------|
| FE5E | 0000 0000 | R/W | I23CR | INT3HEG | INT3LEG | INT3IF | INT3IE | INT2HEG | INT2LEG | INT2IF | INT2IE |

Port 7

INT3HEG (bit 7): INT3 rising edge detection control

INT3LEG (bit 6): INT3 falling edge detection control

| INT3HEG | INT3LEG | INT3 Interrupt Conditions (P73 Pin Data) |
|---------|---------|--|
| 0 | 0 | No edge detection |
| 0 | 1 | Falling edge detection |
| 1 | 0 | Rising edge detection |
| 1 | 1 | Both edges detection |

INT3IF (bit 5): INT3 interrupt source flag

This bit is set when the conditions specified by INT3HEG and INT3LEG are satisfied. When this bit and the INT3 interrupt request enable bit (INT3IE) are set to 1, an interrupt request to vector address 001BH is generated.

This bit must be cleared with an instruction as it is not cleared automatically.

INT3IE (bit 4): INT3 interrupt request enable

When this bit and INT3IF are set to 1, an interrupt request to vector address 001BH is generated.

INT2HEG (bit 3): INT2 rising edge detection control

INT2LEG (bit 2): INT2 falling edge detection control

| INT2HEG | INT2LEG | INT2 Interrupt Conditions (P72 Pin Data) |
|---------|---------|--|
| 0 | 0 | No edge detection |
| 0 | 1 | Falling edge detection |
| 1 | 0 | Rising edge detection |
| 1 | 1 | Both edges detection |

INT2IF (bit 1): INT2 interrupt source flag

This bit is set when the conditions specified by INT2HEG and INT2LEG are satisfied.

When this bit and the INT2 interrupt request enable bit (INT2IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 0013H are generated.

The interrupt flag, however, cannot be set by a rising edge occurring when P72 data which is established when the HOLD mode is entered is in the high state or by a falling edge occurring when P72 data which is established when the HOLD mode is entered is in the low state. Consequently, to release the HOLD mode with P72, it is recommended that P72 be used in the double edge interrupt mode.

This bit must be cleared with an instruction as it is not cleared automatically.

INT2IE (bit 0): INT2 interrupt request enable

When this bit and INT2IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 0013H are generated.

3.5.3.4 Input signal select register (ISL)

- 1) This register is an 8-bit register controlling the timer 0 input, noise filter time constant, buzzer output/timer 1 PWMH output select, and base timer clock select.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|--------|--------|--------|-------|-------|------|-------|
| FE5F | 0000 0000 | R/W | ISL | ST0HCP | ST0LCP | BTIMC1 | BTIMC0 | BUZON | NFSEL | NFON | ST0IN |

ST0HCP (bit 7): Timer 0H capture signal input port select

This bit selects the timer 0H capture signal input port.

When set to 1, a timer 0H capture signal is generated when an input that satisfies the INT1 interrupt detection conditions is supplied to P71. If the INT1 interrupt detection mode is set to "level detection," capture signals are generated at an interval of 1 Tcyc as long as the detection level is present at P71.

When this bit is set to 0, a timer 0H capture signal is generated when an input that satisfies the INT3 interrupt detection conditions is supplied to P73.

ST0LCP (bit 6): Timer 0L capture signal input port select

This bit selects the timer 0L capture signal input port.

When set to 1, a timer 0L capture signal is generated when an input that satisfies the INT0 interrupt detection conditions is supplied to P70. If the INT0 interrupt detection mode is set to "level detection," capture signals are generated at an interval of 1 Tcyc as long as the detection level is present at P70.

When this bit is set to 0, a timer 0L capture signal is generated when an input that satisfies the INT2 interrupt detection conditions is supplied to P72.

BTIMC1 (bit 5): Base timer clock select

BTIMC0 (bit 4): Base timer clock select

| BTIMC1 | BTIMC0 | Base Timer Input Clock |
|--------|--------|----------------------------------|
| 0 | 0 | Subclock |
| 0 | 1 | Cycle clock |
| 1 | 0 | Setting disabled |
| 1 | 1 | Timer/counter 0 prescaler output |

BUZON (bit 3): Buzzer output / timer 1 PWMH output select

This bit selects the data (buzzer output or timer 1 PWMH output) to be sent to port P17 when P17FCR (P1FCR, bit7) is set to 1.

When this bit is set to 1, the timer 1 PWMH output is fixed at the high level, and a signal that is obtained by dividing the base timer clock by 8 ($f_{BST}/8$) is sent to port P17 as buzzer output.

When this bit is set to 0, the buzzer output is fixed at the high level, and the timer 1 PWMH output data is sent to port P17.

f_{BST} : The frequency of the input clock to the base timer that is selected through the bits 5 and 4 of input signal select register (ISL).

NFSEL (bit 2): Noise filter time constant select

NFON (bit 1): Noise filter time constant select

| NFSEL | NFON | Noise Filter Time Constant |
|-------|------|----------------------------|
| 0 | 0 | 1 Tcyc |
| 0 | 1 | 128 Tcyc |
| 1 | 0 | 1 Tcyc |
| 1 | 1 | 32 Tcyc |

Port 7

ST0IN (bit 0): Timer 0 counter clock input port select

This bit selects the timer 0 counter clock signal input port.

When set to 1, a timer 0 count clock is generated when an input that satisfies the INT3 interrupt detection conditions is supplied to P73.

When this bit is set to 0, a timer 0 count clock is generated when an input that satisfies the INT2 interrupt detection conditions is supplied to P72.

Note: When timer 0L capture signal input or timer 0H capture signal input is specified for INT4 or INT5 together with in port 7, the signal from port 7 is ignored.

3.5.4 Options

There is no user option for port 7.

3.5.5 HALT and HOLD Mode Operation

The pull-up resistor to P70 is turned off.

P71 to P73 retain their state that is established when the HALT or HOLD mode is entered.

3.6 Timer / Counter 0 (T0)

3.6.1 Overview

The timer/counter 0 (T0) incorporated in this series of microcontrollers is a 16-bit timer/counter that provides the following four functions:

- 1) Mode 0: Two channels of 8-bit programmable timer with a programmable prescaler (with an 8-bit capture register)
- 2) Mode 1: 8-bit programmable timer with a programmable prescaler (with an 8-bit capture register) + an 8-bit programmable counter (with an 8-bit capture register)
- 3) Mode 2: 16-bit programmable timer with a programmable prescaler (with a 16-bit capture register)
- 4) Mode 3: 16-bit programmable counter (with a 16-bit capture register)

3.6.2 Functions

- 1) Mode 0: Two channels of 8-bit programmable timer with a programmable prescaler (with an 8-bit capture register)
 - Two independent 8-bit programmable timers (T0L and T0H) run on the clock (with a period of 1 to 256 Tcyc) from an 8-bit programmable prescaler.
 - The contents of T0L are captured into the capture register T0CAL on external input detection signals from P70/INT0/T0LCP, P72/INT2/T0IN, and P20 to P27 timer 0L capture input pins.
 - The contents of T0H are captured into the capture register T0CAH on external input detection signals from P71/INT1/T0HCP, P73/INT3/T0IN, and P20 to P27 timer 0H capture input pins.
$$\begin{aligned} \text{T0L period} &= (\text{T0LR} + 1) \times (\text{T0PRR} + 1) \times \text{Tcyc} \\ \text{T0H period} &= (\text{T0HR} + 1) \times (\text{T0PRR} + 1) \times \text{Tcyc} \\ \text{Tcyc} &= \text{Period of cycle clock} \end{aligned}$$
- 2) Mode 1: 8-bit programmable timer with a programmable prescaler (with an 8-bit capture register) + an 8-bit programmable counter (with an 8-bit capture register)
 - T0L serves as an 8-bit programmable counter that counts the number of external input detection signals from pins P72/INT2/T0IN and P73/INT3/T0IN.
 - T0H serves as an 8-bit programmable timer that runs on the clock (with a period of 1 to 256 Tcyc) from an 8-bit programmable prescaler.
 - The contents of T0L are captured into the capture register T0CAL on external input detection signals from P70/INT0/T0LCP, P72/INT2/T0IN, and P20 to P27 timer 0L capture input pins.
 - The contents of T0H are captured into the capture register T0CAH on external input detection signals from P71/INT1/T0HCP, P73/INT3/T0IN, and P20 to P27 timer 0H capture input pins.
$$\begin{aligned} \text{T0L period} &= (\text{T0LR} + 1) \\ \text{T0H period} &= (\text{T0HR} + 1) \times (\text{T0PRR} + 1) \times \text{Tcyc} \end{aligned}$$

T0

- 3) Mode 2: 16-bit programmable timer with a programmable prescaler (with a 16-bit capture register)

- In this mode, timer/counter 0 serves as a 16-bit programmable timer that runs on the clock (with a period of 1 to 256 Tcyc) from an 8-bit programmable prescaler.
- The contents of T0L and T0H are captured into the capture registers T0CAL and T0CAH at the same time on external input detection signals from P71/INT1/T0HCP, P73/INT3/T0IN, and P20 to P27 timer 0H capture input pins.

$$T0 \text{ period} = \frac{([T0HR, T0LR] + 1) \times (T0PRR + 1) \times Tcyc}{16 \text{ bits}}$$

- 4) Mode 3: 16-bit programmable counter (with a 16-bit capture register)

- In this mode, timer/counter 0 serves as a 16-bit programmable counter that counts the number of external input detection signals from pins P72/INT2/T0IN and P73/INT3/T0IN.
- The contents of T0L and T0H are captured into the capture registers T0CAL and T0CAH at the same time on external input detection signals from P71/INT1/T0HCP, P73/INT3/T0IN, and P20 to P27 timer 0H capture input pins.

$$T0 \text{ period} = \frac{[T0HR, T0LR] + 1}{16 \text{ bits}}$$

- 5) Interrupt generation

T0L or T0H interrupt requests are generated at the counter interval for timer/counter T0L or T0H if the interrupt request enable bit is set.

- 6) To control timer/counter 0 (T0), it is necessary to manipulate the following special function registers.

- T0CNT, T0PRR, T0L, T0H, T0LR, T0HR, T0CAL, T0CAH
- P7, ISL, I01CR, I23CR
- P2, P2DDR, I45CR, I45SL

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE10 | 0000 0000 | R/W | T0CNT | T0HRUN | T0LRUN | T0LONG | T0LEXT | T0HCMP | T0HIE | T0LCMP | T0LIE |
| FE11 | 0000 0000 | R/W | T0PRR | T0PRR7 | T0PRR6 | T0PRR5 | T0PRR4 | T0PRR3 | T0PRR2 | T0PRR1 | T0PRR0 |
| FE12 | 0000 0000 | R | T0L | T0L7 | T0L6 | T0L5 | T0L4 | T0L3 | T0L2 | T0L1 | T0L0 |
| FE13 | 0000 0000 | R | T0H | T0H7 | T0H6 | T0H5 | T0H4 | T0H3 | T0H2 | T0H1 | T0H0 |
| FE14 | 0000 0000 | R/W | T0LR | T0LR7 | T0LR6 | T0LR5 | T0LR4 | T0LR3 | T0LR2 | T0LR1 | T0LR0 |
| FE15 | 0000 0000 | R/W | T0HR | T0HR7 | T0HR6 | T0HR5 | T0HR4 | T0HR3 | T0HR2 | T0HR1 | T0HR0 |
| FE16 | XXXX XXXX | R | T0CAL | T0CAL7 | T0CAL6 | T0CAL5 | T0CAL4 | T0CAL3 | T0CAL2 | T0CAL1 | T0CAL0 |
| FE17 | XXXX XXXX | R | T0CAH | T0CAH7 | T0CAH6 | T0CAH5 | T0CAH4 | T0CAH3 | T0CAH2 | T0CAH1 | T0CAH0 |

3.6.3 Circuit Configuration

3.6.3.1 Timer/counter 0 control register (T0CNT) (8-bit register)

- 1) This register controls the operation and interrupts of T0L and T0H.

3.6.3.2 Programmable prescaler match register (TOPRR) (8-bit register)

- 1) This register stores the match data for the programmable prescaler.

3.6.3.3 Programmable prescaler (8-bit counter)

- 1) Start/stop: This register runs in modes other than the HOLD mode.
- 2) Count clock: Cycle clock (period = 1 Tcyc).
- 3) Match signal: A match signal is generated when the count value matches the value of register TOPRR (period: 1 to 256 Tcyc).
- 4) Reset: The counter starts counting from 0 when a match signal occurs or when data is written into TOPRR.

3.6.3.4 Timer/counter 0 low byte (T0L) (8-bit counter)

- 1) Start/stop: This counter is started and stopped by the 0/1 value of T0LRUN (timer 0 control register, bit 6).
- 2) Count clock: Either prescaler match signal or external signal must be selected through the 0/1 value of T0LEXT (timer 0 control register, bit 4).
- 3) Match signal: A match signal is generated when the count value matches the value of the match buffer register (16 bits of data need to match in the 16-bit mode).
- 4) Reset: This counter is reset when it stops operation or a match signal is generated.

3.6.3.5 Timer/counter 0 high byte (T0H) (8-bit counter)

- 1) Start/stop: This counter is started and stopped by the 0/1 value of T0HRUN (timer 0 control register, bit 7).
- 2) Count clock: Either prescaler match signal or T0L match signal must be selected through the 0/1 value of T0LONG (timer 0 control register, bit 5).
- 3) Match signal: A match signal is generated when the count value matches the value of the match buffer register (16 bits of data need to match in the 16-bit mode).
- 4) Reset: This counter is reset when it stops operation or a match signal is generated.

3.6.3.6 Timer/counter 0 match data register low byte (T0LR) (8-bit register with a match buffer register)

- 1) This register is used to store the match data for T0L. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with the low byte of timer/counter 0 (16 bits of data need to match in the 16-bit mode).
- 2) The match buffer register is updated as follows:
 - The match register matches T0LR when it is inactive (T0LRUN = 0).
 - When the match register is running (T0LRUN = 1), it is loaded with the contents of T0LR when a match signal is generated.

T0

3.6.3.7 Timer/counter 0 match data register high byte (T0HR) (8-bit register with a match buffer register)

- 1) This register is used to store the match data for T0H. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with the higher-order byte of timer/counter 0 (16 bits of data need to match in the 16-bit mode).
- 2) The match buffer register is updated as follows:
 - The match register matches T0HR when it is inactive (T0HRUN = 0).
 - When the match register is running (T0HRUN = 1), it is loaded with the contents of T0HR when a match signal is generated.

3.6.3.8 Timer/counter 0 capture register low byte (T0CAL) (8-bit register)

- 1) Capture clock:

External input detection signals from pins P70/INT0/T0LCP, P72/INT2/T0IN, and P20 to P27 timer 0L capture input pins when T0LONG (timer 0 control register, bit 5) is set to "0."

External input detection signals from pins P71/INT1/T0HCP, P73/INT3/T0IN, and P20 to P27 timer 0H capture input pins when T0LONG (timer 0 control register, bit 5) is set to "1."
- 2) Capture data: Contents of timer/counter 0 low byte (T0L).

3.6.3.9 Timer/counter 0 capture register high byte (T0CAH) (8-bit register)

- 1) Capture clock: External input detection signals from pins P71/INT1/T0HCP, P73/INT3/T0IN, and P20 to P27 timer 0H capture input pins.
- 2) Capture data: Contents of timer/counter 0 high byte (T0H)

Table 3.6.1 Timer 0 (T0H, T0L) Count Clocks

| Mode | T0LONG | T0LEXT | T0H Count Clock | T0L Count Clock | [T0H, T0L] Count Clock |
|-------------|---------------|---------------|------------------------|------------------------|-------------------------------|
| 0 | 0 | 0 | T0PRR match signal | T0PRR match signal | — |
| 1 | 0 | 1 | T0PRR match signal | External signal | — |
| 2 | 1 | 0 | — | — | T0PRR match signal |
| 3 | 1 | 1 | — | — | External signal |




Figure 3.6.1 Mode 0 Block Diagram (T0LONG = 0 , T0LEXT = 0)




Figure 3.6.2 Mode 1 Block Diagram (T0LONG = 0, T0LEXT = 1)




Figure 3.6.3 Mode 2 Block Diagram (T0LONG = 1, T0LEXT = 0)




Figure 3.6.4 Mode 3 Block Diagram (T0LONG = 1, T0LEXT = 1)

3.6.4 Related Registers

3.6.4.1 Timer/counter 0 control register (T0CNT)

- 1) This register is an 8-bit register that controls the operation and interrupts of T0L and T0H.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|-------|--------|-------|
| FE10 | 0000 0000 | R/W | T0CNT | T0HRUN | T0LRUN | T0LONG | T0LEXT | T0HCMP | T0HIE | T0LCMP | T0LIE |

T0HRUN (bit 7): T0H count control

When this bit is set to 0, timer/counter 0 high byte (T0H) stops on a count value of 0. The match buffer register of T0H has the same value as T0HR.

When this bit is set to 1, timer/counter 0 high byte (T0H) performs the required counting operation. The match buffer register of T0H is loaded with the contents of T0HR when a match signal is generated.

T0LRUN (bit 6): T0L count control

When this bit is set to 0, timer/counter 0 low byte (T0L) stops on a count value of 0. The match buffer register of T0L has the same value as T0LR.

When this bit is set to 1, timer/counter 0 low byte (T0L) performs the required counting operation. The match buffer register of T0L is loaded with the contents of T0LR when a match signal is generated.

T0LONG (bit 5): Timer/counter 0 bit length select

When this bit is set to 0, timer/counter 0 high- and low bytes serve as independent 8-bit timers/counters.

When this bit is set to 1, timer/counter 0 functions as a 16-bit timer/counter. A match signal is generated when the count value of the 16-bit counter comprising T0H and T0L matches the contents of the match buffer register of T0H and T0L.

T0LEXT (bit 4): T0L input clock select

When this bit is set to 0, the count clock for T0L is the match signal for the prescaler.

When this bit is set to 1, the count clock for T0L is an external input signal.

T0HCMP (bit 3): T0H match flag

This bit is set when the value of T0H matches the value of the match buffer register for T0H while T0H is running (T0HRUN = 1) and a match signal is generated. Its state does not change if no match signal is generated. Consequently, this flag must be cleared with an instruction.

In the 16-bit mode (T0LONG = 1), a match needs to occur in all 16 bits of data for a match signal to occur.

T0HIE (bit 2): T0H interrupt request enable control

When this bit and T0HCMP are set to 1, an interrupt request to vector address 0023H is generated.

T0LCMP (bit 1): T0L match flag

This bit is set when the value of T0L matches the value of the match buffer register for T0L while T0L is running (T0LRUN = 1) and a match signal is generated. Its state does not change if no match signal is generated. Consequently, this flag must be cleared with an instruction.

In the 16-bit mode (T0LONG = 1), a match needs to occur in all 16 bits of data for a match signal to occur.

T0LIE (bit 0): T0L interrupt request enable control

When this bit and T0LCMP are set to 1, an interrupt request to vector address 0013H is generated.

T0

Notes:

- *T0HCMP and T0LCMP must be cleared to 0 with an instruction.*
- *When the 16-bit mode is to be used, T0LRUN and T0HRUN must be set to the same value at the same time to control operation.*
- *T0LCMP and T0HCMP are set at the same time in the 16-bit mode.*

3.6.4.2 Timer 0 programmable prescaler match register (T0PRR)

- 1) Timer 0 programmable prescaler match register is an 8-bit register that is used to define the clock period (Tpr) of timer/counter 0.
- 2) The count value of the prescaler starts at 0 when T0PRR is loaded with data.
- 3) $Tpr = (T0PRR + 1) \times T_{cyc}$ T_{cyc} = Period of cycle clock

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE11 | 0000 0000 | R/W | T0PRR | T0PRR7 | T0PRR6 | T0PRR5 | T0PRR4 | T0PRR3 | T0PRR2 | T0PRR1 | T0PRR0 |

3.6.4.3 Timer/counter 0 low byte (T0L)

- 1) This is a read-only 8-bit timer/counter. It counts the number of match signals from the prescaler or external signals.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE12 | 0000 0000 | R | T0L | T0L7 | T0L6 | T0L5 | T0L4 | T0L3 | T0L2 | T0L1 | T0L0 |

3.6.4.4 Timer/counter 0 high byte (T0H)

- 1) This is a read-only 8-bit timer/counter. It counts the number of match signals from the prescaler or overflows occurring in T0L.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE13 | 0000 0000 | R | T0H | T0H7 | T0H6 | T0H5 | T0H4 | T0H3 | T0H2 | T0H1 | T0H0 |

3.6.4.5 Timer/counter 0 match data register low byte (T0LR)

- 1) This register is used to store the match data for T0L. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with the low byte of timer/counter 0 (16 bits of data needs to match in the 16-bit mode).
- 2) The match buffer register is updated as follows:
 - The match register matches T0LR when it is inactive ($T0LRUN = 0$).
 - When the match register is running ($T0LRUN = 1$), it is loaded with the contents of T0LR when a match signal is generated.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| FE14 | 0000 0000 | R/W | T0LR | T0LR7 | T0LR6 | T0LR5 | T0LR4 | T0LR3 | T0LR2 | T0LR1 | T0LR0 |

3.6.4.6 Timer/counter 0 match data register high byte (T0HR)

- 1) This register is used to store the match data for T0H. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with the high byte of timer/counter 0 (16 bits of data needs to match in the 16-bit mode)
- 2) The match buffer register is updated as follows:
 - The match register matches T0HR when it is inactive (T0HRUN = 0).
 - When the match register is running (T0HRUN = 1), it is loaded with the contents of T0HR when a match signal is generated.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| FE15 | 0000 0000 | R/W | T0HR | T0HR7 | T0HR6 | T0HR5 | T0HR4 | T0HR3 | T0HR2 | T0HR1 | T0HR0 |

3.6.4.7 Timer/counter 0 capture register low byte (T0CAL)

- 1) This register is a read-only 8-bit register used to capture the contents of timer/counter 0 low byte (T0L) on an external input detection signal.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE16 | XXXX XXXX | R | T0CAL | T0CAL7 | T0CAL6 | T0CAL5 | T0CAL4 | T0CAL3 | T0CAL2 | T0CAL1 | T0CAL0 |

3.6.4.8 Timer/counter 0 capture register high byte (T0CAH)

- 1) This register is a read-only 8-bit register used to capture the contents of timer/counter 0 high byte (T0H) on an external input detection signal.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE17 | XXXX XXXX | R | T0CAH | T0CAH7 | T0CAH6 | T0CAH5 | T0CAH4 | T0CAH3 | T0CAH2 | T0CAH1 | T0CAH0 |

3.7 High-speed Clock Counter

3.7.1 Overview

The high-speed clock counter is a 3-bit counter that is provided with a realtime output function. It is coupled with timer/counter 0 to form an 11- or 19-bit high-speed counter. It can accept clocks with periods of as short as $\frac{1}{6}$ the cycle time. The high-speed clock counter is also with a 4-bit capture register incorporating a carry bit.

3.7.2 Functions

- 1) 11-bit or 19-bit programmable high-speed counter
 - The 11-bit or 19-bit timer/counter, in conjunction with the timer/counter 0 low byte (T0L) and timer/counter 0 high byte (T0H), functions as an 11- or 19-bit programmable high-speed counter that counts up the external input signals from the P72/INT2/T0IN /NKIN pin. The coupled timer/counter 0 counts the number of overflows occurring in the 3-bit counter. In this case, timer 0 functions as a free-running counter.
- 2) Realtime Output
 - A realtime output is placed at pin P17. Realtime output is a function to change the state of output at a port into realtime when the count value of a counter reaches the required value. This change in output occurs asynchronously with any clock for the microcontroller.
- 3) Capture Operation
 - The value of the high-speed clock counter is captured into NKCOV and NKCAP2 to NKCAP0 in synchronization with the capture operation of T0L (timer 0 low byte). NKCOV is a carry into timer/counter 0. When this bit is set to 1, the capture value of timer/counter 0 must be corrected by + 1. NKCAP2 to NKCAP0 carry the capture value of the high-speed clock counter.
- 4) Interrupt generation
 - The required timer/counter 0 flag is set when the high-speed clock counter and timer/counter 0 keep counting and their count value reaches "(timer 0 match register value+1) × 8+ NKCOMP2 to NKCOMP0." In this case, a T0L or T0H interrupt request is generated if the interrupt request enable bit is set.
- 5) To control the high-speed clock counter, it is necessary to manipulate the following special function registers:
 - NKREG, PITST, T0CNT, T0L, T0H, T0LR, T0HR
 - P7, ISL, I01CR, I23CR
 - P2, P2DDR, I45CR, I45SL
 - P1, P1DDR

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|---------|---------|---------|---------|---------|---------|--------|--------|
| FE7D | 0000 0000 | R/W | NKREG | NKEN | NKCOMP2 | NKCOMP1 | NKCOMP0 | NKCOV | NKCAP2 | NKCAP1 | NKCAP0 |
| FE47 | 00H0 H0H0 | R/W | PITST | FIX0 | FIX0 | - | FIX0 | - | DSNKOT | - | FIX0 |
| FE10 | 0000 0000 | R/W | T0CNT | T0HRUN | T0LRUN | T0LONG | T0LEXT | T0HCMP | T0HIE | T0LCNP | T0LIE |
| FE12 | 0000 0000 | R | T0L | T0L7 | T0L6 | T0L5 | T0L4 | T0L3 | T0L2 | T0L1 | T0L0 |
| FE13 | 0000 0000 | R | T0H | T0H7 | T0H6 | T0H5 | T0H4 | T0H3 | T0H2 | T0H1 | T0H0 |
| FE14 | 0000 0000 | R/W | T0LR | T0LR7 | T0LR6 | T0LR5 | T0LR4 | T0LR3 | T0LR2 | T0LR1 | T0LR0 |
| FE15 | 0000 0000 | R/W | T0HR | T0HR7 | T0HR6 | T0HR5 | T0HR4 | T0HR3 | T0HR2 | T0HR1 | T0HR0 |
| FE16 | XXXX XXXX | R | T0CAL | T0CAL7 | T0CAL6 | T0CAL5 | T0CAL4 | T0CAL3 | T0CAL2 | T0CAL1 | T0CAL0 |
| FE17 | XXXX XXXX | R | T0CAH | T0CAH7 | T0CAH6 | T0CAH5 | T0CAH4 | T0CAH3 | T0CAH2 | T0CAH1 | T0CAH0 |
| FE5D | 0000 0000 | R/W | I01CR | INT1LH | INT1LV | INT1IF | INT1IE | INT0LH | INT0LV | INT0IF | INT0IE |
| FE5E | 0000 0000 | R/W | I23CR | INT3HEG | INT3LEG | INT3IF | INT3IE | INT2HEG | INT2LEG | INT2IF | INT2IE |
| FE5F | 0000 0000 | R/W | ISL | ST0HCP | ST0LCP | BTIMC1 | BTIMC0 | BUZON | NFSEL | NFON | ST0IN |

3.7.3 Circuit Configuration

3.7.3.1 High-speed clock counter control register (NKREG) (8-bit register)

- 1) The high-speed clock counter control register controls the high-speed clock counter. It contains the start, count value setting, and counter value capture bits.
- 2) Start/stop: Controlled by the start/stop operation of timer/counter 0 low byte (T0L) when NKEN = 1.
- 3) Count clock: External input signals from the P72/INT2/T0IN/NKIN pin.
- 4) Realtime output: The realtime output port must be placed in the output mode.

When NKEN (bit 7) is set to 0, the realtime output port relinquishes its realtime output function and synchronizes itself with the data in the port latch.

When the value that will result in NKEN = 1 is written into NKREG, the realtime output port restores its realtime output capability and holds the output data. In this state, the contents of the port latch must be replaced by the next realtime output value.

When the high-speed clock counter keeps counting and reaches the count value " $(T0LR + 1) \times 8 +$ value of NKCMP2 to NKCMP0," the realtime output turns to the required value. Subsequently, the realtime output port relinquishes the realtime output capability and synchronizes itself with the data in the port latch. To restore the realtime output capability, a value that will result in NKEN = 1 must be written into NKREG.

- 5) Capture clock: Generated in synchronization with the capture clock for T0L (timer 0 low byte).

3.7.3.2 P1TST register

- 1) The realtime output function is enabled when DSNKOT (P1TST register, bit 2) is set to 1.
- 2) The realtime output function is disabled when DSNKOT (P1TST register, bit 2) is set to 0. In this case, the realtime output pin functions as an ordinary port pin.

3.7.3.3 Timer/counter 0 operation

T0LEXT (T0CNT, bit4) must be set to 1 when a high-speed clock counter is to be used.

When NKEN = 1 and T0LONG (T0CNT, bit5) = 0, timer 0H runs in the normal mode and timer 0L is coupled with the high-speed clock counter to form an 11-bit free-running counter. When NKEN = 1 and T0LONG (T0CNT, bit5) = 1, timer 0 is coupled with the NK counter to form a 19-bit free-running counter.

When a free-running counter reaches the count value " $(\text{timer 0 match register value} + 1) \times 8 +$ value of NKCMP2 to NKCMP0," a match detection signal occurs, generating the realtime output of the required value and setting the match flag of timer 0. No new match signal is detected until the next NKREG write operation is performed.

The match data for these free-running counters must always be greater than the current counter value. When updating the match data, the match register for timer 0 must be set up before loading the match register for NKREG (NKCMP2 to NKCMP0) with data. Even if the same value is loaded, it must be written into NKREG to start a search for a match.

NK Counter

3.7.4 Related Registers

- 1) This register is an 8-bit register that controls the operation of the high-speed clock counter.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|------|--------|--------|--------|-------|--------|--------|--------|
| FE7D | 0000 0000 | R/W | NKREG | NKEN | NKCMP2 | NKCMP1 | NKCMP0 | NKCOV | NKCAP2 | NKCAP1 | NKCAP0 |

NKEN (bit 7): Counter control

When set to 0, the NK control circuit is inactive.

When set to 1, the NK control circuit is active. The timer 0 operation is switched to make up an asynchronous high-speed counter with timer 0 being the higher-order counter. Counting is started by setting this bit to 1 and starting timer 0 in the external clock mode.

NKCMP2-NKCMP0 (bits 6-4): Match register

Immediately when the counter reaches the value equivalent to "(timer 0 match register value + 1) × 8 + value of NKCMP2 to NKCMP0," a match detected signal occurs, generating the realtime output of the required value and setting the timer 0 match flag. Subsequently, the realtime output port relinquishes the realtime output capability and changes its state in synchronization with the data in the port latch. The realtime output function and match detection function will not be resumed until the next NKREG write operation is performed.

NKCOV, NKCAP2-NKCAP0 (bits 3-0): Capture register

The NK counter value is captured into these bits in synchronization with the timer 0L capture operation.

NKCOV is a carry into timer 0. When this bit is set to 1, the capture value of timer 0 must be corrected by + 1.

NKCAP2 to NKCAP0 carry the capture value of the NK counter. These bits are read only.




Figure 3.7.1 T0LONG = 0 (Timer 0: 8-bit mode) Block Diagram




Figure 3.7.2 T0LONG = 1 (Timer 0: 16-bit mode) Block Diagram

3.8 Timer/Counter 1 (T1)

3.8.1 Overview

The timer/counter 1 (T1) incorporated in this series of microcontrollers is a 16-bit timer/counter that provides the following four functions:

- 1) Mode 0: 8-bit programmable timer with an 8-bit prescaler (with toggle output) + 8-bit programmable timer/counter with an 8-bit prescaler (with toggle output)
- 2) Mode 1: Two channels of 8-bit PWM with an 8-bit prescaler
- 3) Mode 2: 16-bit programmable timer/counter with an 8-bit prescaler (with toggle output) (the lower-order 8 bits may be used as a timer/counter with toggle output.)
- 4) Mode 3: 16-bit programmable timer with an 8-bit prescaler (with toggle output) (the lower-order 8 bits may be used as a PWM.)

3.8.2 Functions

- 1) Mode 0: 8-bit programmable timer with an 8-bit prescaler (with toggle output) + 8-bit programmable timer/counter with an 8-bit prescaler (with toggle output)
 - T1L functions as an 8-bit programmable timer/counter that counts the number of signals obtained by dividing the cycle clock by 2 or external events while T1H functions as an 8-bit programmable timer that counts the number of signals obtained by dividing the cycle clock by 2.
 - T1PWML and T1PWMH generate a signal that toggles at the interval of T1L and T1H period, respectively. (Note 1)

$$\text{T1L period} = (\text{T1LR} + 1) \times (\text{T1LPRC count}) \times 2\text{Tcyc or}$$

$$(\text{T1LR} + 1) \times (\text{T1LPRC count}) \text{ events detected}$$

$$\text{T1PWML period} = \text{T1L period} \times 2$$

$$\text{T1H period} = (\text{T1HR} + 1) \times (\text{T1HPRC count}) \times 2\text{Tcyc}$$

$$\text{T1PWMH period} = \text{T1H period} \times 2$$
- 2) Mode 1: Two channels of 8-bit PWM with an 8-bit prescaler
 - Two independent 8-bit PWMs (T1PWML and T1PWMH) run on the cycle clock.

$$\text{T1PWML period} = 256 \times (\text{T1LPRC count}) \times \text{Tcyc}$$

$$\text{T1PWML low period} = (\text{T1LR} + 1) \times (\text{T1LPRC count}) \times \text{Tcyc}$$

$$\text{T1PWMH period} = 256 \times (\text{T1HPRC count}) \times \text{Tcyc}$$

$$\text{T1PWMH low period} = (\text{T1HR} + 1) \times (\text{T1HPRC count}) \times \text{Tcyc}$$
- 3) Mode 2: 16-bit programmable timer/counter with an 8-bit prescaler (with toggle output) (the lower-order 8 bits may be used as a timer/counter with toggle output.)
 - A 16-bit programmable timer/counter that counts the number of signals whose frequency is equal to that of the cycle clock divided by 2 or the number of external events. Since interrupts can occur from the lower-order 8-bit timer (T1L) at the interval of T1L period, the lower-order 8 bits of this 16-bit programmable timer/counter can be used as the reference timer.
 - T1PWML and T1PWMH generate a signal that toggles at the interval of T1L and T1 periods, respectively. (Note 1)

$$\begin{aligned} \text{T1L period} &= (\text{T1LR} + 1) \times (\text{T1LPRC count}) \times 2\text{Tcyc or} \\ &(\text{T1LR} + 1) \times (\text{T1LPRC count}) \text{ events detected} \\ \text{T1PWML period} &= \text{T1L period} \times 2 \\ \text{T1 period} &= (\text{T1HR} + 1) \times (\text{T1HPRC count}) \times \text{T1L period} \\ \text{T1PWMH period} &= \text{T1 period} \times 2 \end{aligned}$$

- 4) Mode 3: 16-bit programmable timer with an 8-bit prescaler (with toggle output)
(the lower-order 8 bits may be used as a PWM.)
- A 16-bit programmable timer runs on the cycle clock.
 - The lower-order 8 bits run as a PWM (T1PWML) having a period of 256 Tcyc.
 - T1PWMH generates a signal that toggles at the interval of T1 period. (Note 1)

$$\begin{aligned} \text{T1PWML period} &= 256 \times (\text{T1LPRC count}) \times \text{Tcyc} \\ \text{T1PWML low period} &= (\text{T1LR} + 1) \times (\text{T1LPRC count}) \times \text{Tcyc} \\ \text{T1 period} &= (\text{T1HR} + 1) \times (\text{T1HPRC count}) \times \text{T1PWML period} \\ \text{T1PWMH period} &= \text{T1 period} \times 2 \end{aligned}$$

- 5) Interrupt generation

T1L or T1H interrupt request is generated at the counter period of the T1L or T1H timer if the interrupt request enable bit is set.

- 6) To control timer 1 (T1), it is necessary to manipulate the following special function registers:

- T1CNT, T1L, T1H, T1LR, T1HR, T1PRR
- P1, P1DDR, P1FCR
- P2, P2DDR, I45CR, I45SL

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|---------|---------|---------|--------|--------|---------|---------|
| FE18 | 0000 0000 | R/W | T1CNT | T1HRUN | T1LRUN | T1LONG | T1PWM | T1HCMP | T1HIE | T1LCMP | T1LIE |
| FE19 | 0000 0000 | R/W | T1PRR | T1HPRE | T1HPRC2 | T1HPRC1 | T1HPRC0 | T1LPRE | T1PRC2 | T1LPRC1 | T1LPRC0 |
| FE1A | 0000 0000 | R | T1L | T1L7 | T1L6 | T1L5 | T1L4 | T1L3 | T1L2 | T1L1 | T1L0 |
| FE1B | 0000 0000 | R | T1H | T1H7 | T1H6 | T1H5 | T1H4 | T1H3 | T1H2 | T1H1 | T1H0 |
| FE1C | 0000 0000 | R/W | T1LR | T1LR7 | T1LR6 | T1LR5 | T1LR4 | T1LR3 | T1LR2 | T1LR1 | T1LR0 |
| FE1D | 0000 0000 | R/W | T1HR | T1HR7 | T1HR6 | T1HR5 | T1HR4 | T1HR3 | T1HR2 | T1HR1 | T1HR0 |

Note 1: The output of the T1PWML is fixed at the high level if the T1L is stopped. If the T1L is running, the output of the T1PWML is fixed at the low level when T1LR = FFH. The output of T1PWMH is fixed at the high level if the T1H is stopped. If the T1H is running, the output of the T1PWMH is fixed at the low level when T1HR = FFH.

3.8.3 Circuit Configuration

3.8.3.1 Timer 1 control register (T1CNT) (8-bit register)

- 1) The timer 1 control register controls the operation and interrupts of the T1L and T1H.

3.8.3.2 Timer 1 prescaler control register (T1PRR) (8-bit counter)

- 1) This register sets the clocks for T1L and T1H.

3.8.3.3 Timer 1 prescaler low byte (8-bit counter)

- 1) Start/stop: The start/stop of timer 1 prescaler low byte is controlled by the 0/1 value of T1LRUN (timer 1 control register, bit 6).
- 2) Count clock: Varies with the operating mode.

| Mode | T1LONG | T1PWM | T1L Prescaler Count Clock |
|------|--------|-------|---------------------------|
| 0 | 0 | 0 | 2 Tcyc/events (Note 2) |
| 1 | 0 | 1 | 1 Tcyc (Note 3) |
| 2 | 1 | 0 | 2 Tcyc/events (Note 2) |
| 3 | 1 | 1 | 1 Tcyc (Note 3) |

Note 2: T1L serves as an event counter when INT4 or INT5 is specified as the timer 1 count clock input in the external interrupt 4/5 pin select register (I45SL). It serves as a timer that runs using 2Tcyc as its count clock if neither INT4 nor INT5 are specified as the timer 1 count clock input.

Note 3: T1L will not run normally if INT4 or INT5 is specified as the timer 1 count clock input when T1PWM = 1. When T1PWM = 1, do not specify INT4 or INT5 as the timer 1 count clock input.

- 3) Prescaler count: Determined by the T1PRC value.

The count clock for T1L is generated at the intervals determined by the prescaler count.

| T1LPRE | T1LPRC2 | T1LPRC1 | T1LPRC0 | T1L Prescaler Count |
|--------|---------|---------|---------|---------------------|
| 0 | – | – | – | 1 |
| 1 | 0 | 0 | 0 | 2 |
| 1 | 0 | 0 | 1 | 4 |
| 1 | 0 | 1 | 0 | 8 |
| 1 | 0 | 1 | 1 | 16 |
| 1 | 1 | 0 | 0 | 32 |
| 1 | 1 | 0 | 1 | 64 |
| 1 | 1 | 1 | 0 | 128 |
| 1 | 1 | 1 | 1 | 256 |

- 4) Reset: When the timer 1 stops operation or a T1L reset signal is generated.

3.8.3.4 Timer 1 prescaler high byte (8-bit counter)

- 1) Start/stop: The start/stop of timer 1 prescaler high byte is controlled by the 0/1 value of T1HRUN (timer 1 control register, bit 7).
- 2) Count clock: Varies with the mode.

| Mode | T1LONG | T1PWM | T1H Prescaler Count Clock |
|------|--------|-------|---|
| 0 | 0 | 0 | 2 Tcyc |
| 1 | 0 | 1 | 1 Tcyc |
| 2 | 1 | 0 | T1L match signal |
| 3 | 1 | 1 | $256 \times (\text{T1LPRC count}) \times \text{Tcyc}$ |

- 3) Prescaler count: Determined by the T1PRC value.

The count clock for T1H is generated at the intervals determined by the prescaler count.

| T1HPRE | T1HPRC2 | T1HPRC1 | T1HPRC0 | T1H Prescaler Count |
|--------|---------|---------|---------|---------------------|
| 0 | – | – | – | 1 |
| 1 | 0 | 0 | 0 | 2 |
| 1 | 0 | 0 | 1 | 4 |
| 1 | 0 | 1 | 0 | 8 |
| 1 | 0 | 1 | 1 | 16 |
| 1 | 1 | 0 | 0 | 32 |
| 1 | 1 | 0 | 1 | 64 |
| 1 | 1 | 1 | 0 | 128 |
| 1 | 1 | 1 | 1 | 256 |

- 4) Reset: When the timer 1 stops operation or a T1H reset signal is generated.

3.8.3.5 Timer 1 low byte (T1L) (8-bit counter)

- 1) Start/stop: The start/stop of the timer 1 low byte is controlled by the 0/1 value of T1LRUN (timer 1 control register, bit 6).
- 2) Count clock: T1L prescaler output clock.
- 3) Match signal: A match signal is generated when the count value matches the value of the match buffer register.
- 4) Reset: The timer 1 low byte is reset when it stops operation or a match signal occurs on the mode 0, or 2 condition.

3.8.3.6 Timer 1 high byte (T1H) (8-bit counter)

- 1) Start/stop: The start/stop of the timer 1 high byte is controlled by the 0/1 value of T1HRUN (timer 1 control register, bit 7).
- 2) Count clock: T1H prescaler output clock
- 3) Match signal: A match signal is generated when the count value matches the value of the match buffer register.
- 4) Reset: The timer 1 high byte is reset when it stops operation or a match signal occurs on the mode 0, 2, or 3 condition.

T1

3.8.3.7 Timer 1 match data register low byte (T1LR) (8-bit register with a match buffer register)

- 1) This register is used to store the match data for T1L. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with that of timer 1 low byte (T1L)
- 2) The match buffer register is updated as follows:
 - T1LR and the match register has the same value when in inactive state (T1LRUN = 0).
 - If active (T1LRUN = 1), the match buffer register is loaded with the contents of T1LR when the value of T1L reaches 0.

3.8.3.8 Timer 1 match data register high byte (T1HR) (8-bit register with a match buffer register)

- 1) This register is used to store the match data for T1H. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with that of timer 1 high byte (T1H).
- 2) The match buffer register is updated as follows:
 - T1HR and the match register have the same value when in inactive state (T1HRUN = 0).
 - If active (T1HRUN = 1), the match buffer register is loaded with the contents of T1HR when the value of T1H reaches 0.

3.8.3.9 Timer 1 low byte output (T1PWML)

- 1) The T1PWML output is fixed at the high level when T1L is inactive. If T1L is active, the T1PWML output is fixed at the low level when T1LR = FFH.
- 2) Timer 1 low byte output is a toggle output whose state changes on a T1L match signal when T1PWM (timer 1 control register, bit 4) is set to 0.
- 3) When T1PWM (timer 1 control register, bit 4) is set to 1, this PWM output is cleared on an T1L overflow and set on a T1L match signal.

3.8.3.10 Timer 1 high byte output (T1PWMH)

- 1) The T1PWMH output is fixed at the high level when T1H is inactive. If T1H is active, the T1PWMH output is fixed at the low level when T1HR = FFH.
- 2) The timer 1 high byte output is a toggle output whose state changes on a T1H match signal when T1PWM = 0 or T1LONG = 1.
- 3) When T1PWM = 1 and T1LONG = 0, this PWM output is cleared on a T1H overflow and set on a T1H match signal.




Figure. 3.8.1 Mode 0 (T1LONG = 0, T1PWM = 0) Block Diagram




Figure. 3.8.2 Mode 1 (T1LONG = 0, T1PWM = 1) Block Diagram




Fig. 3.8.3 Mode 2 (T1LONG = 1, T1PWM = 0) Block Diagram




Fig. 3.8.4 Mode 3 (T1LONG = 1, T1PWM = 1) Block Diagram

3.8.4 Related Registers

3.8.4.1 Timer 1 control register (T1CNT)

- 1) Timer 1 control register is an 8-bit register that controls the operation and interrupts of T1L and T1H.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|-------|--------|-------|--------|-------|
| FE18 | 0000 0000 | R/W | T1CNT | T1HRUN | T1LRUN | T1LONG | T1PWM | T1HCMP | T1HIE | T1LCMP | T1LIE |

T1HRUN (bit 7): T1H count control

When this bit is set to 0, timer 1 high byte (T1H) stops on a count value of 0. The match buffer register of T1H has the same value as T1HR.

When this bit is set to 1, timer 1 high byte (T1H) performs the required counting operation.

T1LRUN (bit 6): T1L count control

When this bit is set to 0, timer 1 low byte (T1L) stops on a count value of 0. The match buffer register of T1L has the same value as T1LR.

When this bit is set to 1, timer 1 low byte (T1L) performs the required counting operation.

T1LONG (bit 5): Timer 1 bit length select

When this bit is set to 0, timer 1's higher- and lower-order bytes serve as independent 8-bit timers.

When this bit is set to 1, timer 1 serves as a 16-bit timer since the timer 1 high byte (T1H) counts up at the interval of the timer 1 low byte (T1L).

Independent match signals are generated from T1H and T1L when their count value matches the contents of the corresponding match buffer register, regardless of the value of this bit.

T1PWM (bit 4): T1 output mode select

This bit and T1LONG (bit 5) determine the output mode of T1 (T1PWMH and T1PWML) as summarized in Table 3.8.1.

Table 3.8.1 Timer 1 Output (T1PWMH, T1PWML)

| Mode | T1LONG | T1PWM | T1PWMH | | T1PWML | |
|------|--------|-------|--|---|---|---|
| 0 | 0 | 0 | Toggle output | Period: $(T1HR+1) \times (T1HPRC \text{ count}) \times 4 \times T_{cyc}$ | Toggle output or Period: $(T1LR+1) \times (T1LPRC \text{ count}) \times 4 \times T_{cyc}$ | Toggle output or Period: $(T1LR+1) \times (T1LPRC \text{ count}) \times \text{events} \times 2$ |
| 1 | 0 | 1 | PWM output | Period: $256 \times (T1HPRC \text{ count}) \times T_{cyc}$ | PWM output | Period: $256 \times (T1LPRC \text{ count}) \times T_{cyc}$ |
| 2 | 1 | 0 | Toggle output or Period: $(T1HR+1) \times (T1HPRC \text{ count}) \times (T1LR+1) \times (T1LRC \text{ count}) \times 4 \times T_{cyc}$ or Period: $(T1HR+1) \times (T1HPRC \text{ count}) \times (T1LR+1) \times (T1LPRC \text{ count}) \times \text{events} \times 2$ | | Toggle output or Period: $(T1LR+1) \times (T1LPRC \text{ count}) \times 4 \times T_{cyc}$ or Period: $(T1LR+1) \times (T1LPRC \text{ count}) \times \text{events} \times 2$ | |
| 3 | 1 | 1 | Toggle output | Period: $(T1HR+1) \times (T1HPRC \text{ count}) \times 256 \times (T1LPRC \text{ count}) \times 2 \times T_{cyc}$ | PWM output | Period: $256 \times (T1LPRC \text{ count}) \times T_{cyc}$ |

T1HCMP (bit 3): T1H match flag

This flag is set if T1H reaches 0 when T1H is active (T1HRUN = 1).

This flag must be cleared with an instruction.

T1

T1HIE (bit 2): T1H interrupt request enable control

An interrupt request is generated to vector address 002BH when this bit and T1HCMP are set to 1.

T1LCMP (bit 1): T1L match flag

This flag is set if T1L reaches 0 when T1L is active (T1LRUN = 1).

This flag must be cleared with an instruction.

T1LIE (bit 0): T1L interrupt request enable control

An interrupt request is generated to vector address 002BH when this bit and T1LCMP are set to 1.

Note:

- *T1HCMP and T1LCMP must be cleared to 0 with an instruction.*

3.8.4.2 Timer 1 prescaler control register (T1PRR)

- 1) This register sets up the count values for the timer 1 prescaler.
- 2) When the register value is changed while the timer is running, the change is reflected in the prescaler operation at the same timing when the match buffer register for the timer (T1L, T1H) is updated.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|---------|---------|---------|--------|---------|---------|---------|
| FE19 | 0000 0000 | R/W | T1PRR | T1HPRE | T1HPRC2 | T1HPRC1 | T1HPRC0 | T1LPRE | T1LPRC2 | T1LPRC1 | T1LPRC0 |

T1HPRE (bit 7): Controls the timer 1 prescaler high byte.

T1HPRC2 (bit 6): Controls the timer 1 prescaler high byte.

T1HPRC1 (bit 5): Controls the timer 1 prescaler high byte.

T1HPRC0 (bit 4): Controls the timer 1 prescaler high byte.

| T1HPRE | T1HPRC2 | T1HPRC1 | T1HPRC0 | T1H Prescaler Count |
|--------|---------|---------|---------|---------------------|
| 0 | – | – | – | 1 |
| 1 | 0 | 0 | 0 | 2 |
| 1 | 0 | 0 | 1 | 4 |
| 1 | 0 | 1 | 0 | 8 |
| 1 | 0 | 1 | 1 | 16 |
| 1 | 1 | 0 | 0 | 32 |
| 1 | 1 | 0 | 1 | 64 |
| 1 | 1 | 1 | 0 | 128 |
| 1 | 1 | 1 | 1 | 256 |

T1LPRE (bit 3): Controls the timer 1 prescaler low byte.

T1LPRC2 (bit 2): Controls the timer 1 prescaler low byte.

T1LPRC1 (bit 1): Controls the timer 1 prescaler low byte.

T1LPRC0 (bit 0): Controls the timer 1 prescaler low byte.

| T1LPRE | T1LPRC2 | T1LPRC1 | T1LPRC0 | T1L Prescaler Count |
|--------|---------|---------|---------|---------------------|
| 0 | – | – | – | 1 |
| 1 | 0 | 0 | 0 | 2 |
| 1 | 0 | 0 | 1 | 4 |
| 1 | 0 | 1 | 0 | 8 |
| 1 | 0 | 1 | 1 | 16 |
| 1 | 1 | 0 | 0 | 32 |
| 1 | 1 | 0 | 1 | 64 |
| 1 | 1 | 1 | 0 | 128 |
| 1 | 1 | 1 | 1 | 256 |

3.8.4.3 Timer 1 low byte (T1L)

- 1) This is a read-only 8-bit timer. It counts up on every T1L prescaler output clock.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE1A | 0000 0000 | R | T1L | T1L7 | T1L6 | T1L5 | T1L4 | T1L3 | T1L2 | T1L1 | T1L0 |

3.8.4.4 Timer 1 high byte (T1H)

- 1) This is a read-only 8-bit timer. It counts up on every T1H prescaler output clock.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE1B | 0000 0000 | R | T1H | T1H7 | T1H6 | T1H5 | T1H4 | T1H3 | T1H2 | T1H1 | T1H0 |

3.8.4.5 Timer 1 match data register low byte (T1LR)

- 1) This register is used to store the match data for T1L. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with the value of timer 1 low byte.
- 2) Match buffer register is updated as follows:
 - T1LR and the match register has the same value when in inactive (T1LRUN = 0).
 - If active (T1LRUN = 1), the match buffer register is loaded with the contents of T1LR when the value of T1L reaches 0.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| FE1C | 0000 0000 | R/W | T1LR | T1LR7 | T1LR6 | T1LR5 | T1LR4 | T1LR3 | T1LR2 | T1LR1 | T1LR0 |

3.8.4.6 Timer 1 match data register high byte (T1HR)

- 1) This register is used to store the match data for T1H. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with the value of timer 1 high byte.
- 2) The match buffer register is updated as follows:
 - T1HR and the match register has the same value when in inactive (T1HRUN = 0).
 - If active (T1HRUN = 1), the match buffer register is loaded with the contents of T1HR when the value of T1H reaches 0.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| FE1D | 0000 0000 | R/W | T1HR | T1HR7 | T1HR6 | T1HR5 | T1HR4 | T1HR3 | T1HR2 | T1HR1 | T1HR0 |

T1

Mode 0, 2




Figure 3.8.5 Mode 0, 2 Operation Waveform Example

Mode 1




Figure 3.8.6 Mode 1 Operation Waveform Example




Figure 3.8.7 Mode 3 Operation Waveform Example

3.9 Timer 4 and Timer 5 (T4, T5)

3.9.1 Overview

The timer 4 (T4) and timer 5 (T5) incorporated in this series of microcontrollers are 8-bit timers with two independently controlled 6-bit prescalers.

3.9.2 Functions

1) Timer 4 (T4)

Timer 4 is an 8-bit timer that runs on either 4Tcyc, 16Tcyc, or 64Tcyc clock.

$$T4 \text{ period} = (T4R + 1) \times 4^n Tcyc \quad (n = 1, 2, 3)$$

Tcyc = Period of cycle clock

2) Timer 5 (T5)

Timer 5 is an 8-bit timer that runs on either 4Tcyc, 16Tcyc, or 64Tcyc clock.

$$T5 \text{ period} = (T5R + 1) \times 4^n Tcyc \quad (n = 1, 2, 3)$$

Tcyc = Period of cycle clock

3) Interrupt generation

Interrupt requests to vector address 004BH are generated when the overflow flag is set at the interval of timer 4 or timer 5 period and the corresponding interrupt request enable bit is set.

4) To control timer 4 (T4) and timer 5 (T5), it is necessary to manipulate the following special function registers:

- T45CNT, T4R, T5R

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|------|------|------|------|------|------|------|------|
| FE3C | 0000 0000 | R/W | T45CNT | T5C1 | T5C0 | T4C1 | T4C0 | T5OV | T5IE | T4OV | T4IE |
| FE3E | 0000 0000 | R/W | T4R | T4R7 | T4R6 | T4R5 | T4R4 | T4R3 | T4R2 | T4R1 | T4R0 |
| FE3F | 0000 0000 | R/W | T5R | T5R7 | T5R6 | T5R5 | T5R4 | T5R3 | T5R2 | T5R1 | T5R0 |

3.9.3 Circuit Configuration

3.9.3.1 Timer 4/5 control register (T45CNT) (8-bit register)

- 1) The timer 4/5 control register controls the operation and interrupts of T4 and T5.

3.9.3.2 Timer 4 counter (T4CTR) (8-bit counter)

- 1) The timer 4 counter counts the number of clocks from the timer 4 prescaler (T4PR). The value of timer 4 counter (T4CTR) reaches 0 on the clock following the clock that brought about the value specified in the timer 4 period register (T4R), when the interrupt flag (T4OV) is set.
- 2) When T4C0 and T4C1 (T45CNT: FE3C, bits 4 and 5) are set to 0, the timer 4 counter stops at a count value of 0. In the other cases, the timer 4 counter continues operation.
- 3) When data is written into T4R while timer 4 is running, both the timer 4 prescaler and counter are temporarily cleared, then restart counting.

3.9.3.3 Timer 4 prescaler (T4PR) (6-bit counter)

- 1) This prescaler is used to define the clock period for the timer 4 determined by T4C0 and T4C1 (T45CNT: FE3C, bits 4 and 5).

Table 3.9.1 Timer 4 Count Clocks

| T4C1 | T4C0 | T4 Count Clock |
|------|------|--|
| 0 | 0 | The timer 4 prescaler and timer/counter are reset. |
| 0 | 1 | 4 Tcyc |
| 1 | 0 | 16 Tcyc |
| 1 | 1 | 64 Tcyc |

3.9.3.4 Timer 4 period register (T4R) (8-bit register)

- 1) This register defines the period of timer 4.
- 2) When data is written into T4R while timer 4 is running, both the timer 4 prescaler and counter are temporarily cleared, then restart counting.

3.9.3.5 Timer 5 counter (T5CTR) (8-bit counter)

- 1) The timer 5 counter counts the number of clocks from the timer 5 prescaler (T5PR). The value of timer 5 counter (T5CTR) reaches 0 on the clock following the clock that brought about the value specified in the timer 5 period register (T5R), when the interrupt flag (T5OV) is set.
- 2) When T5C0 and T5C1 (T45CNT: FE3C, bits 6 and 7) are set to 0, the timer 5 counter stops at a count value of 0. In the other cases, the timer 5 counter continues operation.
- 3) When data is written into T5R while timer 5 is running, both the timer 5 prescaler and counter are temporarily cleared, then restart counting.

3.9.3.6 Timer 5 prescaler (T5PR) (6-bit counter)

- 1) This prescaler is used to define the clock period for the timer 5 determined by T5C0 and T5C1. (T45CNT: FE3C, bits 6 and 7).

Table 3.9.2 Timer 5 Count Clocks

| T5C1 | T5C0 | T5 Count Clock |
|------|------|--|
| 0 | 0 | The timer 5 prescaler and timer/counter are reset. |
| 0 | 1 | 4 Tcyc |
| 1 | 0 | 16 Tcyc |
| 1 | 1 | 64 Tcyc |

3.9.3.7 Timer 5 period register (T5R) (8-bit register)

- 1) This register defines the period of timer 5.
- 2) When data is written into T5R while timer 5 is running, both the timer 5 prescaler and counter are temporarily cleared, then restart counting.

T4, T5




Figure 3.9.1 Timer 4/5 Block Diagram

3.9.4 Related Registers

3.9.4.1 Timer 4/5 control register (T45CNT)

- 1) The timer 4/5 control register is an 8-bit register that controls the operation and interrupts of T4 and T5.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|------|------|------|------|------|------|------|------|
| FE3C | 0000 0000 | R/W | T45CNT | T5C1 | T5C0 | T4C1 | T4C0 | T5OV | T5IE | T4OV | T4IE |

T5C1 (bit 7): T5 count clock control

T5C0 (bit 6): T5 count clock control

| T5C1 | T5C0 | T5 Count Clock |
|------|------|---|
| 0 | 0 | The timer 5 prescaler and timer/counter are stopped in the reset state. |
| 0 | 1 | 4 Tcyc |
| 1 | 0 | 16 Tcyc |
| 1 | 1 | 64 Tcyc |

T4C1 (bit5): T4 count clock control

T4C0 (bit4): T4 count clock control

| T4C1 | T4C0 | T4 Count Clock |
|------|------|---|
| 0 | 0 | The timer 4 prescaler and timer/counter are stopped in the reset state. |
| 0 | 1 | 4 Tcyc |
| 1 | 0 | 16 Tcyc |
| 1 | 1 | 64 Tcyc |

T5OV (bit3): T5 overflow flag

This flag is set at the interval of timer 5 period when timer 5 is running.

This flag must be cleared with an instruction.

T5IE (bit 2): T5 interrupt request enable control

An interrupt request to vector address 004BH is generated when this bit and T5OV are set to 1.

T4OV (bit 1): T4 overflow flag.

This flag is set at the interval of timer 4 period when timer 4 is running.

This flag must be cleared with an instruction.

T4IE (bit 0): T4 interrupt request enable control

An interrupt request to vector address 004BH is generated when this bit and T4OV are set to 1.

3.9.4.2 Timer 4 period register (T4R)

- 1) This register is an 8-bit register for defining the period of timer 4.

Timer 4 period = (T4R value + 1) × Timer 4 prescaler value (4, 16 or 64 Tcyc)

- 2) When data is written into T4R while timer 4 is running, both the timer 4 prescaler and counter are temporarily cleared, then restart counting.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE3E | 0000 0000 | R/W | T4R | T4R7 | T4R6 | T4R5 | T4R4 | T4R3 | T4R2 | T4R1 | T4R0 |

T4, T5

3.9.4.3 Timer 5 period register (T5R)

- 1) This register is an 8-bit register for defining the period of timer 5.

Timer 5 period = (T5R value + 1) × Timer 5 prescaler value (4, 16 or 64 Tcyc)

- 2) When data is written into T5R while timer 5 is running, both the timer 5 prescaler and counter are temporarily cleared, then restart counting.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE3F | 0000 0000 | R/W | T5R | T5R7 | T5R6 | T5R5 | T5R4 | T5R3 | T5R2 | T5R1 | T5R0 |

3.10 Timer 6 and Timer 7 (T6, T7)

3.10.1 Overview

The timer 6 (T6) and timer 7 (T7) incorporated in this series of microcontrollers are 8-bit timers with two independently controlled 6-bit prescalers.

3.10.2 Functions

1) Timer 6 (T6)

Timer 6 is an 8-bit timer that runs on either 4Tcyc, 16Tcyc, or 64Tcyc clock. It can generate, at pin P06, toggle waveforms whose frequency is equal to the period of timer 6.

$$T6 \text{ period} = (T6R+1) \times 4^n Tcyc \quad (n=1, 2, 3)$$

Tcyc = Period of cycle clock

2) Timer 7 (T7)

Timer 7 is an 8-bit timer that runs on either 4Tcyc, 16Tcyc, or 64Tcyc clock. It can generate, at pin P07, toggle waveforms whose frequency is equal to the period of timer 7.

$$T7 \text{ period} = (T7R+1) \times 4^n Tcyc \quad (n=1, 2, 3)$$

Tcyc = Period of cycle clock

3) Interrupt generation

Interrupt requests to vector address 0043H are generated when the overflow flag is set at the interval of timer 6 or timer 7 period and the corresponding interrupt request enable bit is set.

4) To control the timer 6 (T6) and timer 7 (T7), it is necessary to manipulate the following special function registers:

- T67CNT, T6R, T7R
- P0, P0DDR, P0FCR

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|------|------|-------|------|--------|--------|--------|--------|
| FE78 | 0000 0000 | R/W | T67CNT | T7C1 | T7C0 | T6C1 | T6C0 | T7OV | T7IE | T6OV | T6IE |
| FE7A | 0000 0000 | R/W | T6R | T6R7 | T6R6 | T6R5 | T6R4 | T6R3 | T6R2 | T6R1 | T6R0 |
| FE7B | 0000 0000 | R/W | T7R | T7R7 | T7R6 | T7R5 | T7R4 | T7R3 | T7R2 | T7R1 | T7R0 |
| FE42 | 0000 0000 | R/W | P0FCR | T7OE | T6OE | P0FLG | P0IE | CLKOEN | CKODV2 | CKODV1 | CKODV0 |

3.10.3 Circuit Configuration

3.10.3.1 Timer 6/7 control register (T67CNT) (8-bit register)

- 1) The timer 6/7 control register controls the operation and interrupts of T6 and T7.

3.10.3.2 Timer 6 counter (T6CTR) (8-bit counter)

- 1) The timer 6 counter counts the number of clocks from the timer 6 prescaler (T6PR). The value of timer 6 counter (T6CTR) reaches 0 on the clock following the clock that brought about the value specified in the timer 6 period register (T6R), when the interrupt flag (T6OV) is set.
- 2) When T6C0 and T6C1 (T67CNT:FE78, bits 4 and 5) are set to 0, the timer 6 counter stops at a count value of 0. In the other cases, the timer 6 counter continues operation.
- 3) When data is written into T6R while timer 6 is running, both the timer 6 prescaler and counter are temporarily cleared, then restart counting.

T6, T7

3.10.3.3 Timer 6 prescaler (T6PR) (6-bit counter)

- 1) This prescaler is used to define the clock period for the timer 6 determined by T6C0 and T6C1 (T67CNT: FE78, bits 4 and 5).

Table 3.10.1 Timer 6 Count Clocks

| T6C1 | T6C0 | T6 Count Clock |
|-------------|-------------|--|
| 0 | 0 | Timer 6 prescaler and timer/counter are reset. |
| 0 | 1 | 4 Tcyc |
| 1 | 0 | 16 Tcyc |
| 1 | 1 | 64 Tcyc |

3.10.3.4 Timer 6 period register (T6R) (8-bit register)

- 1) This register defines the period of timer 6.
- 2) When data is written into T6R while timer 6 is running, both the timer 6 prescaler and counter are temporarily cleared, then restart counting.

3.10.3.5 Timer 7 counter (T7CTR) (8-bit counter)

- 1) The timer 7 counter counts the number of clocks from the timer 7 prescaler (T7PR). The value of timer 7 counter (T7CTR) reaches 0 on the clock following the clock that brought about the value specified in the timer 7 period register (T7R), when the interrupt flag (T7OV) is set.
- 2) When T7C0 and T7C1 (T67CNT:FE78 bits 6 and 7) are set to 0, the timer 7 counter stops at a count value of 0. In the other cases, the timer 7 counter continues operation.
- 3) When data is written into T7R while timer 7 is running, both the timer 7 prescaler and counter are temporarily cleared, then restart counting.

3.10.3.6 Timer 7 prescaler (T7PR) (6-bit counter)

- 1) This prescaler is used to define the clock period for the timer 7 determined by T7C0 and T7C1 (T67CNT:FE78 bits 6 and 7).

Table 3.10.2 Timer 7 Count Clocks

| T7C1 | T7C0 | T7 Count Clock |
|-------------|-------------|--|
| 0 | 0 | Timer 7 prescaler and timer/counter are reset. |
| 0 | 1 | 4 Tcyc |
| 1 | 0 | 16 Tcyc |
| 1 | 1 | 64 Tcyc |

3.10.3.7 Timer 7 period register (T7R) (8-bit register)

- 1) This register defines the period of timer 7.
- 2) When data is written into T7R while timer 7 is running, both the timer 7 prescaler and counter are temporarily cleared, then restart counting.




Figure 3.10.1 Timer 6/7 Block Diagram

T6, T7

3.10.4 Related Registers

3.10.4.1 Timer 6/7 control register (T67CNT)

- 1) The timer 6/7 control register is an 8-bit register that controls the operation and interrupts of T6 and T7.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|------|------|------|------|------|------|------|------|
| FE78 | 0000 0000 | R/W | T67CNT | T7C1 | T7C0 | T6C1 | T6C0 | T7OV | T7IE | T6OV | T6IE |

T7C1 (bit 7): T7 count clock control

T7C0 (bit 6): T7 count clock control

| T7C1 | T7C0 | T7 Count Clock |
|------|------|---|
| 0 | 0 | Timer 7 prescaler and timer/counter are stopped in the reset state. |
| 0 | 1 | 4 Tcyc |
| 1 | 0 | 16 Tcyc |
| 1 | 1 | 64 Tcyc |

T6C1 (bit 5): T6 count clock control

T6C0 (bit 4): T6 count clock control

| T6C1 | T6C0 | T6 Count Clock |
|------|------|---|
| 0 | 0 | Timer 6 prescaler and timer/counter are stopped in the reset state. |
| 0 | 1 | 4 Tcyc |
| 1 | 0 | 16 Tcyc |
| 1 | 1 | 64 Tcyc |

T7OV (bit 3): T7 overflow flag

This flag is set at the interval of timer 7 period when timer 7 is running.

This flag must be cleared with an instruction.

T7IE (bit 2): T7 interrupt request enable control

An interrupt request to vector address 0043H is generated when this bit and T7OV are set to 1.

T6OV (bit 1): T6 overflow flag

This flag is set at the interval of timer 6 period when timer 6 is running.

This flag must be cleared with an instruction.

T6IE (bit 0): T6 interrupt request enable control

An interrupt request to vector address 0043H is generated when this bit and T6OV are set to 1.

3.10.4.2 Timer 6 period register (T6R)

- 1) This register is an 8-bit register for defining the period of timer 6.
Timer 6 period = (T6R value+1) × Timer 6 prescaler value (4, 16 or 64 Tcyc)
- 2) When data is written into T6R while timer 6 is running, both the timer 6 prescaler and counter are temporarily cleared, then restart counting.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE7A | 0000 0000 | R/W | T6R | T6R7 | T6R6 | T6R5 | T6R4 | T6R3 | T6R2 | T6R1 | T6R0 |

3.10.4.3 Timer 7 period register (T7R)

- 1) This register is an 8-bit register for defining the period of timer 7.

$$\text{Timer 7 period} = (\text{T7R value} + 1) \times \text{Timer 7 prescaler value (4, 16 or 64 Tcyc)}$$
- 2) When data is written into T7R while timer 7 is running, both the timer 7 prescaler and counter are temporarily cleared, then restart counting.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE7B | 0000 0000 | R/W | T7R | T7R7 | T7R6 | T7R5 | T7R4 | T7R3 | T7R2 | T7R1 | T7R0 |

3.10.4.4 Port 0 function control register (P0FCR)

- 1) This register is an 8-bit register that controls the multiplexed output of port 0 pins. It controls the timer 6 and timer 7 toggle output.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|------|------|-------|------|--------|--------|--------|--------|
| FE42 | 0000 0000 | R/W | P0FCR | T7OE | T6OE | P0FLG | P0IE | CLKOEN | CKODV2 | CKODV1 | CKODV0 |

T7OE (bit 7):

This bit is used to control the timer 7 toggle output at pin P07.

This bit is disabled when pin P07 is set in the input mode.

When pin P07 is set in the output mode:

A 0 in this bit outputs the value of port data latch.

A 1 in this bit outputs the OR of the value of the port data latch and the waveform which toggles at the interval equal to the timer 7 period.

T6OE (bit 6):

This bit is used to control the timer 6 toggle output.

This bit is disabled when pin P06 is set in the input mode.

When pin P06 is set in the output mode:

A 0 in this bit outputs the value of port data latch to be presented at pin P06.

A 1 in this bit outputs the OR of the value of the port data latch and the waveform which toggles at the interval equal to the timer 6 period.

P0FLG (bit 5):

P0IE (bit 4):

CLKOEN (bit 3):

CKODV2 (bit 2):

CKODV1 (bit 1):

CKODV0 (bit 0):

The above six bits have no bearing on the control of timers 6 and 7. See the description of port 0 for details on these bits.

3.11 Base Timer (BT)

3.11.1 Overview

The base timer (BT) incorporated in this series of microcontrollers is a 14-bit binary up-counter that provides the following five functions:

- 1) Clock timer
- 2) 14-bit binary up-counter
- 3) High-speed mode (when used as a 6-bit base timer)
- 4) Buzzer output
- 5) X'tal HOLD mode release

3.11.2 Functions

- 1) Clock timer

The base timer can count clocks at 0.5 second intervals when a 32.768 kHz subclock is used as the count clock for the base timer. In this case, one of the three clocks, namely, cycle clock, timer/counter 0 prescaler output, and subclock must be loaded in the input signal select register (ISL) as the base timer count clock.

- 2) 14-bit binary up-counter

A 14-bit binary up-counter can be constructed using an 8-bit binary up-counter and a 6-bit binary up-counter. These counters can be cleared under program control.

- 3) High speed mode (when used as a 6-bit base timer)

When the base timer is used as a 6-bit timer, it can clock at intervals of approximately 2 ms if the 32.768 kHz subclock is used as the count clock. The bit length of the base timer can be specified using the base timer control register (BTCR).

- 4) Buzzer output function

The base timer can generate 4kHz beeps when the 32.768 kHz subclock is used as the count clock. The buzzer output can be controlled using the input signal select register (ISL). The buzzer output and timer 1 PWMH output share an output pin and can be transmitted via pin P17.

- 5) Interrupt generation

An interrupt request to vector address 001BH is generated if an interrupt request is generated by the base timer when the interrupt request enable bit is set. The base timer can generate two types of interrupt requests: "base timer interrupt 0" and "base timer interrupt 1."

- 6) X'tal HOLD mode operation and X'tal HOLD mode release

The base timer is enabled for operation in the X'tal HOLD mode when bit 2 of the power control register (PCON) is set. The X'tal HOLD mode can be released by an interrupt from the base timer. This function allows the microcontroller to perform low-current intermittent operations.

- 7) To control the base timer, it is necessary to manipulate the following special function registers:

- BTCR, ISL
- P1, P1DDR, P1FCR

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|--------|--------|--------|-------|-------|-------|-------|
| FE7F | 0000 0000 | R/W | BTCR | BTFS | BTON | BTC11 | BTC10 | BTIF1 | BTIE1 | BTIF0 | BTIE0 |
| FE5F | 0000 0000 | R/W | ISL | ST0HCP | ST0LCP | BTIMC1 | BTIMC0 | BUZON | NFSEL | NFON | ST0IN |

3.11.3 Circuit Configuration

3.11.3.1 8-bit binary up-counter

- 1) This counter is an up-counter that receives, as its input, the signal selected by the input signal select register (ISL). It generates 4 kHz buzzer output and base timer interrupt 1 flag set signals. The overflow out of this counter serves as the clock to the 6-bit binary counter.

3.11.3.2 6-bit binary up-counter

- 1) This counter is a 6-bit up-counter that receives, as its input, the signal selected by the input signal select register (ISL) or the overflow signal from the 8-bit counter and generates set signals for base timer interrupts 0 and 1. The switching of the input clock is accomplished by the base timer control register (BPCR).

3.11.3.3 Base timer input clock source

- 1) The clock input to the base timer can be selected from "cycle clock," "timer/counter 0 prescaler output," and "subclock" via the input signal select register (ISL).




Figure 3.11.1 Base Timer Block Diagram

3.11.4 Related Registers

3.11.4.1 Base timer control register (BTCR)

1) The base timer control register is an 8-bit register that controls the operation of the base timer.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|-------|------|-------|-------|-------|-------|-------|-------|
| FE7F | 0000 0000 | R/W | BTCR | BTFST | BTON | BTC11 | BTC10 | BTIF1 | BTIE1 | BTIF0 | BTIE0 |

BTFST (bit 7): Base timer interrupt 0 period control

Used to select the interval at which base timer interrupt 0 is to occur. If this bit is set to 1, the base timer interrupt 0 flag is set when an overflow occurs in the 6-bit counter. The interval at which overflows occur is 64tBST.

If this bit is set to 0, the base timer interrupt 0 flag is set when an overflow occurs in the 14-bit counter. The interval at which overflows occur is 16384tBST.

This bit must be set to 1 when the high speed mode is to be used.

(tBST: Is the period of the input clock to the base timer that is selected by the input signal select register (ISL), bits 5 and 4.

BTON (bit 6): Base timer operation control

When this bit is set to 0, the base timer stops when a count value of 0 is reached. When this bit is set to 1, the base timer continues operation.

BTC11 (bit 5): Base timer interrupt 1 period control

BTC10 (bit 4): Base timer interrupt 1 period control

| BTFST | BTC11 | BTC10 | Base Timer Interrupt 0 Period | Base Timer Interrupt 1 Period |
|-------|-------|-------|-------------------------------|-------------------------------|
| 0 | 0 | 0 | 16384tBST | 32tBST |
| 0 | 0 | 1 | 16384tBST | 128tBST |
| 0 | 1 | 0 | 16384tBST | 512tBST |
| 0 | 1 | 1 | 16384tBST | 2048tBST |
| 1 | 0 | 0 | 64tBST | 32tBST |
| 1 | 0 | 1 | 64tBST | 128tBST |
| 1 | 1 | 0 | 64tBST | 2tBST |
| 1 | 1 | 1 | 64tBST | 8tBST |

BTIF1 (bit 3): Base timer interrupt 1 flag

This flag is set at the interval equal to the base timer interrupt 1 period that is defined by BTFST, BTC11, and BTC10.

This flag must be cleared with an instruction.

BTIE1 (bit 2): Base timer interrupt 1 request enable control

Setting this bit and BTIF1 to 1 generates "X'tal HOLD mode release signal" and "interrupt request to vector address 001BH" conditions.

BTIF0 (bit 1): Base timer interrupt 0 flag

This flag is set at the interval equal to the base timer interrupt 0 period that is defined by BTFST, BTC11, and BTC10.

This flag must be cleared with an instruction.

BTIE0 (bit 0): Base timer interrupt 0 request enable control

Setting this bit and BTIF0 to 1 generates the "X'tal HOLD mode release signal" and "interrupt request to vector address 001BH" conditions.

Notes:

- Set the cycle clock period (T_{cyc}) and base timer interrupt period, as the conditions under which interrupt flags (BTIF1 and BTIF0) are set, so that the following relationship between the cycle clock period and base timer interrupt period is satisfied:

$$\text{Cycle clock period } (T_{cyc}) \leq \text{Base timer interrupt period} \div 2$$

Since, however, program processing (e.g., interrupt processing routines) intervenes in practice, the time required for it should be taken into consideration when setting the optimum interrupt period.

- Note that BTIF1 is likely to be set to 1 if BTC11 and BTC10 are rewritten when the base timer is running.
- The base timer will be subject to counting errors if the crystal oscillator (subclock) is selected as the base timer clock source since, in that case, no stable oscillation stabilization time can be reserved after the HOLD mode is released. In such a case, it is recommended that the base timer be stopped before placing the microprocessor into the HOLD mode. (See Section 4.2, "System Clock Generator Function," for the oscillator circuit states in the standby mode.
- The base timer will be subject to counting errors if the base timer clock is changed (changing the value of ISL bits 5 and 4) when the base timer is running. Stop the base timer before changing the source of the base timer clock.

3.11.4.2 Input signal select register (ISL)

- This register is an 8-bit register that controls the timer 0 input, noise filter time constant, buzzer output/timer 1 PWMH output select, and base timer clock.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|--------|--------|--------|-------|-------|------|-------|
| FE5F | 0000 0000 | R/W | ISL | ST0HCP | ST0LCP | BTIMC1 | BTIMC0 | BUZON | NFSEL | NFON | ST0IN |

ST0HCP (bit 7): Timer 0H capture signal input port select**ST0LCP (bit 6): Timer 0L capture signal input port select**

These 2 bits have nothing to do with the control function on the base timer.

BTIMC1 (bit 5): Base timer clock select**BTIMC0 (bit 4): Base timer clock select**

| BTIMC1 | BTIMC0 | Base Timer Input Clock |
|--------|--------|----------------------------------|
| 0 | 0 | Subclock |
| 0 | 1 | Cycle clock |
| 1 | 0 | Inhibited |
| 1 | 1 | Timer/counter 0 prescaler output |

BT

BUZON (bit 3): Buzzer output timer 1 PWMH output select

This bit selects the type of data (buzzer output or timer 1PWMH) to be transferred to port P17 when P17FCR (P1FCR, bit 7) is set to 1.

If this bit is set to 1, the timer 1 PWMH output is fixed high and the signal derived by frequency-dividing the base timer clock by 8 ($f_{BST}/8$) is sent to port 17 as the buzzer output.

If this bit is set to 0, the buzzer output is fixed high and the timer 1 PWMH output data is sent to port P17.

$\left(\begin{array}{l} f_{BST}: \text{Is the frequency of the input clock to the base timer that is selected by the input signal select} \\ \text{register (ISL), bits 5 and 4.} \end{array} \right)$

NFSEL (bit 2): Noise filter time constant select

NFON (bit 1): Noise filter time constant select

ST0IN (bit 0): Timer 0 counter clock input port select

These 3 bits have nothing to do with the control function on the base timer.

3.12 Serial Interface 0 (SIO0)

3.12.1 Overview

The serial interface SIO0 incorporated in this series of microcontrollers has the following two major functions:

- 1) Synchronous 8-bit serial I/O (2- or 3-wire system, clock rates of $\frac{4}{3}$ to $\frac{512}{3}$ Tcyc)
- 2) Continuous data transmission/reception (transmission of data whose length varies between 1 and 256 bits in bit units, clock rates of $\frac{4}{3}$ to $\frac{512}{3}$ Tcyc)

3.12.2 Functions

- 1) Synchronous 8-bit serial I/O
 - Performs 2- or 3-wire synchronous serial communication. The clock may be an internal or external clock.
 - The clock rate of the internal clock is programmable within the range of $(n+1) \times \frac{2}{3}$ Tcyc (n = 1 to 255; Note: n = 0 is inhibited).
- 2) Continuous data transmission/reception
 - Transmits and receives bit streams whose length is variable in 1-bit units between 1 and 256 bits. Transmission is carried out in the clock synchronization mode. Either internal or external clock can be used.
 - The clock rate of the internal clock is programmable within the range of $(n+1) \times \frac{2}{3}$ Tcyc (n = 1 to 255; Note: n = 0 is inhibited).
 - 1 to 256 bits of send data is automatically transferred from RAM to the data shift register (SBUF0) and receive data is automatically transferred from the data shift register (SBUF0) to RAM.
- 3) Interrupt generation

An interrupt request is generated at the end of transmission when the interrupt request enable bit is set.
- 4) To control serial interface 0 (SIO0), it is necessary to manipulate the following special function registers.
 - SCON0, SBUF0, SBR0, SCTR0, SWCON0
 - P1, P1DDR, P1FCR

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|--------|---------|---------|---------|---------|---------|---------|---------|
| FE30 | 0000 0000 | R/W | SCON0 | SI0BNK | SI0WRT | SI0RUN | SI0CTR | SI0DIR | SI0OVR | SI0END | SI0IE |
| FE31 | 0000 0000 | R/W | SBUF0 | SBUF07 | SBUF06 | SBUF05 | SBUF04 | SBUF03 | SBUF02 | SBUF01 | SBUF00 |
| FE32 | 0000 0000 | R/W | SBR0 | SBRG07 | SBRG06 | SBRG05 | SBRG04 | SBRG03 | SBRG02 | SBRG01 | SBRG00 |
| FE33 | 0000 0000 | R/W | SCTR0 | SCTR07 | SCTR06 | SCTR05 | SCTR04 | SCTR03 | SCTR02 | SCTR01 | SCTR00 |
| FE37 | 0000 0000 | R/W | SWCON0 | S0WSTP | SWCONB6 | SWCONB5 | S0XBYT4 | S0XBYT3 | S0XBYT2 | S0XBYT1 | S0XBYT0 |

SIO0

3.12.3 Circuit Configuration

3.12.3.1 SIO0 control register (SCON0) (8-bit register)

- 1) The SIO0 control register controls the operation and interrupts of SIO0.

3.12.3.2 SIO0 data shift register (SBUF0) (8-bit register)

- 1) The SIO0 data shift register is an 8-bit shift register that performs data input and output operations at the same time.

3.12.3.3 SIO0 baudrate generator register (SBR0) (8-bit reload counter)

- 1) This is an 8-bit register that defines the baudrate for SIO0 serial transmission.
- 2) It can generate clocks at intervals of $(n+1) \times \frac{2}{3} T_{cyc}$ ($n = 1$ to 255; Note: $n = 0$ is inhibited).

3.12.3.4 Continuous data bit register (SCTR0) (8-bit register)

- 1) The continuous data bit register controls the bit length of data to be transmitted or received in the continuous data transmission/reception mode.

3.12.3.5 Continuous data transfer control register (SWCON0) (8-bit register)

- 1) The continuous data transfer control register controls the suspension and resumption of serial transmission in byte units in the continuous data transmission /reception mode.
- 2) It allows the application program to read the number of bytes transmitted in the continuous data transmission/reception mode.




Figure 3.12.1 SIO0 Synchronous 8-bit Serial I/O Block Diagram (SI0CTR=0)




Figure 3.12.2 SIO0 Continuous Data Transmission/Reception Block Diagram (SI0CTR=1)

SIO0

3.12.4 Related Registers

3.12.4.1 SIO0 control register (SCON0)

- 1) The SIO0 control register is an 8-bit register that controls the operation and interrupts of SIO0.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|-------|
| FE30 | 0000 0000 | R/W | SCON0 | SI0BNK | SI0WRT | SI0RUN | SI0CTR | SI0DIR | SI0OVR | SI0END | SI0IE |

SI0BNK (bit 7): Transfer RAM address control during continuous data transmission/reception

- 1) When this bit is set to 1, transfer of continuous transmission/reception data is carried out between RAM addresses (01E0[H] to 01FF[H]) and SBUF0.
- 2) When this bit is set to 0, transfer of continuous transmission/reception data is carried out between RAM addresses (01C0[H] to 01DF[H]) and SBUF0.

SI0WRT (bit 6): RAM write control during continuous data transmission/reception

- 1) When this bit is set to 1, the contents of data RAM and SBUF0 are automatically exchanged during continuous mode data transmission/reception.
- 2) When this bit is set to 0, the contents of data RAM are automatically transferred to SBUF0 during continuous mode data transmission/reception, but the contents of data RAM remain unchanged.

SI0RUN (bit 5): SIO0 operation flag

- 1) A 1 in this bit indicates that SIO0 is running.
- 2) This bit must be set with an instruction.
- 3) This bit is automatically cleared at the end of serial transmission (on the rising edge of the last clock involved in the transfer).

SI0CTR (bit 4): SIO0 continuous data transmission/synchronous 8-bit control

- 1) A 1 in this bit places SIO0 into the continuous data transmission/reception mode.
- 2) A 0 in this bit places SIO0 into the synchronous 8-bit mode.
- 3) This bit is automatically cleared at the end of serial transmission (on the rising edge of the last clock involved in the transfer).

SI0DIR (bit 3): MSB/LSB first select

- 1) A 1 in this bit places SIO0 into the MSB first mode.
- 2) A 0 in this bit places SIO0 into the LSB first mode.

SI0OVR (bit 2): SIO0 overrun flag

- 1) This bit is set when a falling edge of the input clock is detected with SI0RUN=0.
- 2) This bit is set when a falling edge of the input clock is detected during internal data communication between SBUF0 and RAM with each 8-bit transfer.
- 3) Read this bit and judge if the communication is performed normally at the end of the communication.
- 4) This bit must be cleared with an instruction.

SI0END (bit 1): End of serial transmission flag

- 1) This bit is set at the end of serial transmission (on the rising edge of the last clock involved in the transfer).
- 2) This bit must be cleared with an instruction.

SI0IE (bit 0): SIO0 interrupt request enable control

- 1) When this bit and SI0END are set to 1, an interrupt request to vector address 0033H is generated.

3.12.4.2 SIO0 data shift register (SBUF0)

- 1) SIO0 data shift register is an 8-bit shift register for serial transmission.
- 2) Data to be transmitted/received is written to and read from this shift register directly.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE31 | 0000 0000 | R/W | SBUF0 | SBUF07 | SBUF06 | SBUF05 | SBUF04 | SBUF03 | SBUF02 | SBUF01 | SBUF00 |

3.12.4.3 Baudrate generator register (SBR0)

- 1) The baudrate generator register is an 8-bit register that defines the baudrate of SIO0.
- 2) The baudrate is computed as follows:

$$TSBR0 = (SBR0 \text{ value} + 1) \times \frac{2}{3} T_{cyc}$$

SBR0 can take a value from 1 to 255 and the valid value range of TSBR0 is from $\frac{4}{3}$ to $\frac{512}{3} T_{cyc}$.

* The SBR0 value of 00[H] is disallowed.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE32 | 0000 0000 | R/W | SBR0 | SBRG07 | SBRG06 | SBRG05 | SBRG04 | SBRG03 | SBRG02 | SBRG01 | SBRG00 |

3.12.4.4 Continuous data bit register (SCTR0)

- 1) The continuous data bit register is used to specify the bit length of serial data to be transmitted/received through SIO0 in the continuous data transmission/reception mode.
- 2) The valid value range is from 00[H] to FF[H].
- 3) When continuous data transmission/reception is started with this register set to 00[H], 1 bit of data transmission/reception is carried out after the contents of data RAM is transferred to SBUF0 (after the contents of RAM and SBUF0 are exchanged when SIOWRT = 1) (Number of bits transferred = SCTR0 value + 1).

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE33 | 0000 0000 | R/W | SCTR0 | SCTR07 | SCTR06 | SCTR05 | SCTR04 | SCTR03 | SCTR02 | SCTR01 | SCTR00 |

3.12.4.5 Continuous data transfer control register (SWCON0)

- 1) The continuous data transfer control register is used to suspend or resume the operation of SIO0 in byte units in the continuous data transmission/reception mode and to read the number of transmitted bytes (bits 4 to 0 are read only).

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|--------|---------|---------|---------|---------|---------|---------|---------|
| FE37 | 0000 0000 | R/W | SWCON0 | S0WSTP | SWCONB6 | SWCONB5 | S0XBYT4 | S0XBYT3 | S0XBYT2 | S0XBYT1 | S0XBYT0 |

S0WSTP (bit 7):

When this bit is set to 1, SIO0 stops operation after completing the transmission of 1 byte data in the continuous transfer mode (1 byte of serial data separated at the beginning of serial transfer). Serial transfer resumes when this bit is subsequently set to 0.

SWCONB6, SWCONB5 (bits 6 and 5):

These bits can be read and written with instructions. The user can use these bits freely.

S0XBYT4-S0XBYT0 (bits 4 to 0):

These bits can be read to determine the number of bytes transmitted in the continuous data transfer mode.

SIO0

3.12.4.6 RAM used in continuous data transmission/reception mode

SIO0 can transmit and receive 1 to 256 bits of serial data in the continuous data transmission/reception mode, using the RAM area from 01C0[H] to 01FF[H].

- 1) The RAM area ranging from addresses 01C0[H] to 01DF[H] is used when SIOBNK=0.
- 2) The RAM area ranging from addresses 01E0[H] to 01FF[H] is used when SIOBNK=1.
- 3) In the continuous data transmission/reception mode, data transmission/reception is started after the operation flag is set and RAM data at the lowest address is transferred to SBUF0 (after the contents of RAM and SBUF0 are exchanged when SIOWRT=1). After 8 bits of data are transmitted and received, the RAM data from the next RAM address is transferred to SBUF0 (the contents of RAM and SBUF0 are exchanged when SIOWRT=1) and data transmission/reception processing is continued. The last 8 bits or less of received data are left in SBUF0 and not exchanged with data in RAM. If the volume of data to transmit/receive is set to 8 bits or less, after the operation flag is set and RAM data is transferred to SBUF0 (after the contents of RAM and SBUF0 are exchanged when SIOWRT=1), data transmission and reception are carried out. Any data received after the transmission/reception processing terminated is left in SBUF0 and not exchanged with data in RAM.

3.12.5 SIO0 Transmission Examples

3.12.5.1 Synchronous 8-bit mode

- 1) Setting the clock
 - Set up SBR0 when using an internal clock.
- 2) Setting the transmission mode
 - Set as follows:
SIOCTR = 0, SIODIR = ?, SIOIE = 1

- 3) Setting up the ports

| | P12 |
|----------------|------------|
| Internal clock | Output |
| External clock | Input |

| | P10 | P11 |
|--------------------------------------|------------|-----------------------------|
| Data transmission only | Output | — |
| Data reception only | — | Input |
| Data transmission/reception (3-wire) | Output | Input |
| Data transmission/reception (2-wire) | — | N-channel open drain output |

- 4) Setting up output data
 - Write the output data into SBUF0 in the data transmission or data transmission/reception mode.
- 5) Starting operation
 - Set SIORUN.
- 6) Reading data (after an interrupt)
 - Read SBUF0 (SBUF0 has been loaded with serial data from the data I/O port even in the transmission mode).
 - Clear SIOEND.
 - Return to step 4) when repeating transmission/reception processing.

3.12.5.2 Continuous data transmission/reception mode

- 1) Setting the clock
 - Set up SBR0 when using an internal clock
- 2) Setting the transmission mode
 - Set as follows:
 $SI0BNK = ?$, $SI0WRT = 1$, $SI0DIR = ?$, $SI0IE = 1$
- 3) Setting up the ports

| | P12 |
|----------------|------------|
| Internal clock | Output |
| External clock | Input |

| | P10 | P11 |
|--------------------------------------|------------|-----------------------------|
| Data transmission only | Output | — |
| Data reception only | — | Input |
| Data transmission/reception (3-wire) | Output | Input |
| Data transmission/reception (2-wire) | — | N-channel open drain output |

- 4) Setting up the continuous data bit register
 - Specify the number of bits to be subject to continuous transmission/reception processing.
- 5) Setting up output data
 - Transfer the output data of the specified bit length to data RAM at the specified address in the data transmission or data transmission/reception mode.
 RAM addresses (01C0[H] to 01DF[H]) when $SI0BNK = 0$
 RAM addresses (01E0[H] to 01FF[H]) when $SI0BNK = 1$
 - Data transmission and reception processing is started after the operation flag is set and the contents of RAM and SBUF0 are exchanged. Consequently, there is no need to transfer data to SBUF0.
- 6) Starting operation
 - Set SI0CTR.
 - Set SI0RUN.

* Suspending continuous data transmission processing

 - Set S0WSTP.

⇒ Resuming continuous data transmission processing

 - Clear S0WSTP.

* Checking the number of bytes transferred during continuous data transmission processing

 - Read S0XBYT4 to S0XBYT0.
- 7) Reading data (after an interrupt)
 - Received data has been stored in data RAM at the specified address and SBUF0.
 RAM addresses (01C1[H] to 01DF[H]) when $SI0BNK = 0$
 RAM addresses (01E1[H] to 01FF[H]) when $SI0BNK = 1$
 - The last 8 bits or less of received data is left in SBUF0 and not present in RAM.
 - Clear SI0END.
 - Return to step 5) when repeating transmission/reception processing.

3.12.6 SIO0 HALT Mode Operation

3.12.6.1 Synchronous 8-bit mode

- 1) SIO0 synchronous 8-bit mode processing is enabled in the HALT mode.
- 2) The HALT mode can be released by an interrupt that is generated during SIO0 synchronous 8-bit mode processing.

3.12.6.2 Continuous data transmission/reception mode

- 1) SIO0 suspends processing when the HALT mode is entered while running in the continuous data transmission/reception mode, immediately before the contents of RAM and SBUF0 are exchanged. After the HALT mode is entered, SIO0 continues processing until immediately before the contents of first RAM address and SBUF0 are exchanged. After the HALT mode is released, SIO0 resumes the suspended processing.
- 2) Since SIO0 processing is suspended by the HALT mode, it is impossible to release the HALT mode using a continuous data transmission/reception mode SIO0 interrupt.

3.13 Serial Interface 1 (SIO1)

3.13.1 Overview

The serial interface SIO1 incorporated in this series of microcontrollers provides the following four functions:

- 1) Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire system, clock rates of 2 to 512 Tcyc)
- 2) Mode 1: Asynchronous serial (Half-duplex, 8 data bits, 1 stop bit, baudrates of 8 to 2048 Tcyc)
- 3) Mode 2: Bus-master (start bit, 8 data bits, transfer clock of 2 to 512 Tcyc)
- 4) Mode 3: Bus-slave (start detect, 8 data bits, stop detect)

3.13.2 Functions

- 1) Mode 0: Synchronous 8-bit serial I/O
 - Performs 2- or 3-wire synchronous serial communication. The clock may be an internal or external clock.
 - The clock rate of the internal clock is programmable within the range of 2 to 512 Tcyc.
- 2) Mode 1: Asynchronous serial (UART)
 - Performs half-duplex, 8 data bits/1 stop bit asynchronous serial communication.
 - The baudrate is programmable within the range of 8 to 2048 Tcyc.
- 3) Mode 2: Bus-master
 - SIO1 is used as a bus master controller.
 - The start conditions are automatically generated but the stop conditions must be generated by manipulating ports.
 - Clock synchronization is used. Since it is possible to verify the transfer-time bus data at the end of transfer, this mode can be combined with mode 3 to provide support for multi-master configurations.
 - The period of the output clock is programmable within the range of 2 to 512 Tcyc.
- 4) Mode 3: Bus-slave
 - SIO1 is used as a slave device of the bus.
 - Start/stop condition detection processing is performed but the detection of an address match condition and the generation of an acknowledge require program intervention.
 - SIO1 can generate an interrupt after automatically placing the clock line at the low level on the falling edge of the eighth clock for recognition by a program.

5) Interrupt generation

An interrupt request is generated at the end of communication if the interrupt request enable flag is set.

- 6) To control serial interface 1 (SIO1), it is necessary to control the following special function registers.
 - SCON1, SBUF1, SBR1
 - P1, P1DDR, P1FCR

| Address | Initial Value | R/W | Name | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE34 | 0000 0000 | R/W | SCON1 | - | SI1M1 | SI1M0 | SI1RUN | SI1REC | SI1DIR | SI1OVR | SI1END | SI1IE |
| FE35 | 00000 0000 | R/W | SBUF1 | SBUF18 | SBUF17 | SBUF16 | SBUF15 | SBUF14 | SBUF13 | SBUF12 | SBUF11 | SBUF10 |
| FE36 | 0000 0000 | R/W | SBR1 | - | SBRG17 | SBRG16 | SBRG15 | SBRG14 | SBRG13 | SBRG12 | SBRG11 | SBRG10 |

SIO1

3.13.3 Circuit Configuration

3.13.3.1 SIO1 control register (SCON1) (8-bit register)

- 1) The SIO1 control register controls the operation and interrupts of SIO1.

3.13.3.2 SIO1 shift register (SIOF1) (8-bit shift register)

- 1) This register is a shift register used to transfer and receive SIO1 data.
- 2) This register cannot be accessed with an instruction. It is accessed via SBUF1.

3.13.3.3 SIO1 data register (SBUF1) (9-bit register)

- 1) The lower-order 8 bits of SBUF1 are transferred to SIOF1 at the beginning of data transfer.
- 2) At the end of data transfer, the contents of SIOF1 are placed in the lower-order 8 bits of SBUF1. In modes 1, 2, and 3, since the 9th input data is placed in bit 8 of SBUF1, it is possible to check for a stop bit.

3.13.3.4 SIO1 baudrate generator register (SBR1) (8-bit reload counter)

- 1) This is a reload counter for generating internal clocks.
- 2) The generator can generate clocks of 2 to 512 Tcyc in modes 0 and 2 and clocks of 8 to 2048 Tcyc in mode 1.

Table 3.13.1 SIO1 Operations and Operating Modes

| | | Synchronous (Mode 0) | | UART (Mode 1) | | Bus Master (Mode 2) | | Bus Slave (Mode 3) | |
|-------------------|-------|----------------------|---------------------|---|-----------------------|---|---------------------------|--|---|
| | | Transmit SI1REC=0 | Receive SI1REC=1 | Transmit SI1REC=0 | Receive SI1REC=1 | Transmit SI1REC=0 | Receive SI1REC=1 | Transmit SI1REC=0 | Receive SI1REC=1 |
| Start bit | | None | None | Output (Low) | Input (Low) | See 1 and 2 below | Not required | Not required | Note 2 |
| Data output | | 8 (Shift data) | 8 (All 1s) | 8 (Shift data) | 8 (All 1s) | 8 (Shift data) | 8 (All 1s) | 8 (Shift data) | 8 (All 1s) |
| Data input | | 8 (Input pin) | ← | 8 (Input pin) | ← | 8 (Input pin) | ← | 8 (Input pin) | ← |
| Stop bit | | None | ← | Output (High) | Input (H/L) | Input (H/L) | Output (SBUF1 bit8) | Input (H/L) | Output (L) |
| Clock | | 8 | ← | 9 (Internal) | ← | 9 | ← | Low output on falling edge of 8th clock | ← |
| Operation start | | SI1RUN ↑ | ← | 1) SI1RUN ↑ 2) Start bit detected | Start bit detected | 1) No start bit on falling edge of SI1END when SI1RUN= 1 2) With start bit on rising edge of SI1RUN when SI1END=0 | 1) On left side | 1) On right side | 1) Clock released on falling edge of SI1END when SI1RUN= 1 2) Start bit detected when SI1RUN= 0 and SI1END=0 |
| Period | | 2 to 512 Tcyc | ← | 8 to 2048 Tcyc | ← | 2 to 512 Tcyc | ← | 2 to 512 Tcyc | ← |
| SI1RUN (bit 5) | Set | Instruction | ← | 1) Instruction 2) Start bit detected | Start bit detected | Instruction | Already set | Already set | Start bit detected |
| | Clear | End of processing | ← | End of stop bit | ← | 1) Stop condition detected 2) When arbitration lost (Note 1) | ← | 1) Stop condition detected 2) Ack=1 detected | ← |
| SI1END (bit 1) | Set | End of processing | ← | End of stop bit | ← | 1) Rising edge of 9th clock 2) Stop condition detected | ← | 1) Falling edge of 8th clock 2) Stop condition detected | ← |
| | Clear | Instruction | ← | Instruction | ← | Instruction | ← | Instruction | ← |

Note 1: If internal data output state="H" and data port state="L" conditions are detected at the rising edges of the first to 8th clocks, the microcontroller recognizes a bus contention loss and clears SI1RUN (and also stops the generation of the clock immediately).

(Continued on next page)

Table 3.13.1 SIO1 Operations and Operating Modes (cont.)

| | | Synchronous (Mode 0) | | UART (Mode 1) | | Bus Master (Mode 2) | | Bus Slave (Mode 3) | |
|------------------------------------|-------|---|---------------------|---|--------------------------|--|---------------------|--|---------------------|
| | | Transmit SI1REC=0 | Receive SI1REC=1 | Transmit SI1REC=0 | Receive SI1REC=1 | Transmit SI1REC=0 | Receive SI1REC=1 | Transmit SI1REC=0 | Receive SI1REC=1 |
| SI1OVR (bit 2) | Set | 1) Falling edge of clock detected when SI1RUN=0 2) SI1END set conditions met when SI1END=1 | ← | 1) Falling edge of clock detected when SI1RUN=0 2) SI1END set conditions met when SI1END=1 | ← | 1) SI1END set conditions met when SI1END=1 | ← | 1) Falling edge of clock detected when SI1RUN=0 2) SI1END set conditions met when SI1END=1 3) Start bit detected | ← |
| | Clear | Instruction | ← | Instruction | ← | Instruction | ← | Instruction | ← |
| Shifter data update | | SBUF1→ Shifter at beginning of operation | ← | SBUF1→ Shifter at beginning of operation | ← | SBUF1→ Shifter at beginning of operation | ← | SBUF1→ Shifter at beginning of operation | ← |
| Shifter→ SBUF1 (bits 0 to 7) | | Rising edge of 8th clock | ← | When 8 bit data transferred | When 8-bit data received | Rising edge of 8th clock | ← | Rising edge of 8th clock | ← |
| Automatic update of SBUF1 bit 8 | | None | ← | Input data read in on stop bit | ← | Input data read in on rising edge of 9th clock | ← | Input data read in on rising edge of 9th clock | ← |




Figure 3.13.1 SIO1 Mode 0: Synchronous 8-bit Serial I/O Block Diagram (SI1M1=0, SI1M0=0)




Figure 3.13.2 SIO1 Mode 1: Asynchronous Serial [UART] Block Diagram (SI1M1=0, SI1M0=1)

SIO1

3.13.4 SIO1 Transmission Examples

3.13.4.1 Synchronous serial transmission (mode 0)

- 1) Setting the clock
 - Set up SBR1 when using an internal clock.
- 2) Setting the transmission mode
 - Set as follows:
SI1M0=0, SI1M1=0, SI1DIR, SI1IE=1
- 3) Setting up the ports and SI1REC (bit 4)

| | P15 |
|----------------|------------|
| Internal clock | Output |
| External clock | Input |

| | P13 | P14 | SI1REC |
|---|------------|-----------------------------|---------------|
| Data transmission only | Output | – | 0 |
| Data reception only | – | Input | 1 |
| Data transmission/reception (3-wire) | Output | Input | 0 |
| Data transmission/reception (2-wire) | – | N-channel open drain output | 0 |

- 4) Setting up output data
 - Write output data into SBUF1 in the data transmission mode (SI1REC=0).
- 5) Starting operation
 - Set SI1RUN.
- 6) Reading data (after an interrupt)
 - Read SBUF1 (SBUF1 has been loaded with serial data from the data I/O port even in the transmission mode).
 - Clear SI1END and exit interrupt processing.
 - Return to step 4) when repeating processing.

3.13.4.2 Asynchronous serial transmission (Mode 1)

- 1) Setting the baudrate
 - Set up SBR1.
- 2) Setting the transmission mode
 - Set as follows:
SI1M0=1, SI1M1=0, SI1DIR, SI1IE=1
- 3) Setting up the ports.

| | P13 | P14 |
|--------------------------------------|------------|-----------------------------|
| Data transmission/reception (2-wire) | Output | Input |
| Data transmission/reception (1-wire) | – | N-channel open drain output |

4) Starting transmission

- Set SI1REC to 0 and write output data into SBUF1.
- Set SI1RUN.

Note: Use the SIO1 data I/O port(P14) when using the SIO1 transmission only in mode 1.

In mode 1, transmission is automatically started when a falling edge of receive data is detected. While mode 1 is on, the falling edge of data is always sensed at the data I/O port (P14). Consequently, if the transmit port is assigned to the data output port (P13), it is likely that data transmissions are started unexpectedly according to the changes in the state of P14.

5) Starting receive operation

- Set SI1REC to 1. (Once SI1REC is set to 1, do not attempt to write data to the SCON1 register until the SI1END flag is set.)
- Detect the falling edge of receive data.

6) Reading data (after an interrupt)

- Read SBUF1. (SBUF1 has been loaded with serial data read from the data I/O port even in the transmission mode. When SBUF1 is read in, the data about the position of the stop bit is read into bit 1 of the PSW.)
- Clear SI1END and exit interrupt processing.
- Return to step 4) when repeating processing.

Note: Make sure that the following conditions are met when performing continuous mode reception processing with SIO1 in mode 1 (UART):

- The number of stop bits is set to 2 or greater.
- Clearing of SI1END during interrupt processing terminates before the next start bit arrives.

3.13.4.3 Bus-master mode (mode 2)

1) Setting the clock

- Set up SBR1.

2) Setting the mode.

- Set as follows:
SI1M0 = 0, SI1M1 = 1, SI1DIR, SI1IE = 1, SI1REC = 0

3) Setting up the ports

- Designate the clock and data ports as N-channel open drain output ports.

4) Starting communication (sending an address)

- Load SBUF1 with address data.
- Set SI1RUN (transfer a start bit + SBUF1 (8 bits) + stop bit (H)).

5) Checking for address data (after an interrupt)

- Read SBUF1. (SBUF1 has been loaded with serial data from the data I/O port even in the transmission mode. When SBUF1 is read in, the data about the position of the stop bit is read into bit 1 of the PSW.)
- Check for an acknowledge by reading bit 1 of the PSW.
- If a condition for losing the bus contention occurs (see Note 1 in Table 3.13.1), no interrupt will be generated as SI1RUN is cleared in that case. If there is a possibility of a condition for losing the bus contention such as the presence of a separate master mode device, find out such condition by, for example, performing timeout processing using a timer module.

6) Sending data

- Load SBUF1 with output data.
- Clear SI1END and exit interrupt processing (transfer SBUF1 (8 bits) + stop bit (H)).

SIO1

- 7) Checking sent data (after an interrupt)
 - Read SBUF1. (SBUF1 has been loaded with serial data from the data I/O port even in the transmission mode. When SBUF1 is read in, the data about the position of the stop bit is read into bit 1 of the PSW.)
 - Check for an acknowledge by reading bit 1 of the PSW.
 - If a condition for losing the bus contention occurs (see Note 1 in Table 3.13.1), no interrupt will be generated as SI1RUN is cleared in that case. If there is a possibility of a condition for losing the bus contention such as the presence of a separate master mode device, find out such condition by, for example, performing timeout processing using a timer module.
 - Return to step 6) when continuing data transmission.
 - Go to step 10) to terminate communication.
- 8) Receiving data
 - Set SI1REC to 1.
 - Clear SI1END and exit interrupt processing (receive (8 bits) + SBUF1 bit 8 (acknowledge) output).
- 9) Reading received data (after an interrupt)
 - Read SBUF1.
 - Return to step 8) to continue reception of data.
 - Go to * in step 10) to terminate processing. At this moment, SBUF1 bit 8 data has already been presented as acknowledge data and the clock for the master side has been released.
- 10) Terminating communication
 - Manipulate the clock output port (P15FCR = 0, P15DDR = 1, P15 = 0) and set the clock output to 0.
 - Manipulate the data output port (P14FCR = 0, P14DDR = 1, P14 = 0) and set the data output to 0.
 - Restore the clock output port into the original state (P15FCR = 1, P15DDR = 1, P15 = 0) and release the clock output.
 - * • Wait for all slaves to release the clock and the clock to be set to 1.
 - Allow for a data setup time, then manipulate the data output port (P14FCR = 0, P14DDR = 1, P14 = 1) and set the data output to 1. In this case, the SIO1 overrun flag (SI1OVR:FE34, bit 2) is set but this will exert no influence on the operation of SIO1.
 - Restore the data output port into the original state (set P14FCR to 1, then P14DDR to 1 and P14 to 0).
 - Clear SI1END and SI1OVR, then exit interrupt processing.
 - Return to step 4) to repeat processing.

3.13.4.4 Bus-slave mode (mode 3)

- 1) Setting the clock
 - Set up SBR1 (to set the acknowledge data setup time).
- 2) Setting the transmission mode
 - Set as follows:
SI1M0 = 1, SI1M1 = 1, SI1DIR, SI1IE = 1, SI1REC = 0
- 3) Setting up ports
 - Designate the clock and data ports as N-channel open drain output ports.

- 4) Starting communication (waiting for an address)
 - *1 • Set SI1REC.
 - *2 • SI1RUN is automatically set on detection of a start bit.
 - Perform receive processing (8 bits) and set the clock output to 0 on the falling edge of the 8th clock, which generates an interrupt.
- 5) Checking address data (after an interrupt)
 - Detecting a start condition sets SI1OVR. Check SI1RUN=1 and SI1OVR=1 to determine if the address has been received.
(SI1OVR is not automatically cleared. Clear it by instruction.)
 - Read SBUF1 and check the address.
 - If no address match occurs, clear SI1RUN and SI1END and exit interrupt processing, then wait for a stop condition detection at * of step 8).
- 6) Receiving data
 - * • Clear SI1END and exit interrupt processing. (If a receive sequence has been performed, send an acknowledge and release the clock port after the lapse of $(SBR1 \text{ value} + 1) \times T_{cyc}$.)
 - When a stop condition is detected, SI1RUN is automatically cleared and an interrupt is generated. Then, clear SI1END to exit interrupt processing and return to *2 in step 4).
 - Perform a receive operation (8 bits), then set the clock output to 0 on the falling edge of the 8th clock, after which an interrupt occurs. The clock counter will be cleared if a start condition is detected in the middle of receive processing. In such a case, another 8 clocks are required to generate an interrupt.
 - Read SBUF1 and store the read data.
Note: Bit 8 of SBUF1 is not yet updated because the rising edge of 9th clock has not yet occurred.
 - Return to * in step 6) to continue receive processing.
- 7) Sending data
 - Clear SI1REC.
 - Load SBUF1 with output data.
 - Clear SI1END and exit interrupt processing. (Send an acknowledge for the preceding reception operation and release the clock port after the lapse of $(SBR1 \text{ value} + 1) \times T_{cyc}$.)
 - *1 • Perform a send operation (8 bits) and set the clock output to 0 on the falling edge of the 8th clock, after which an interrupt occurs.
 - *2 • Go to *3 in step 7) if SI1RUN is set to 1.
 - If SI1RUN is set to 0, implying an interrupt from *4 in step 7), clear SI1END and SI1OVR and return to *1 in step 4).
 - *3 • Read SBUF1 and check send data as required.
Note: Bit 8 of SBUF1 is not yet updated because the rising edge of 9th clock has not yet occurred.
 - Load SBUF1 with the next output data.
 - Clear SI1END and exit interrupt processing. (Release the clock port after the lapse of $(SBR1 \text{ value} + 1) \times T_{cyc}$.)
 - Return to *1 in step 7) if an acknowledge from the master is present (L).
 - If there is no acknowledge presented from the master (H), SIO1, recognizing the end of data transmission, automatically clears SI1RUN and release the data port.
 - * However, in a case that restart condition comes just after the event, SI1REC must be set to "1" before exiting the interrupt (SI1REC is for detecting a start condition and is not set automatically). It may disturb the transmission of address from the master if there is an unexpected restart just after slave's transmission (when SI1REC is not set by instruction).
 - *4 • When a stop condition is detected, an interrupt is generated and processing returns to *2 in step 7).

SIO1

- 8) Terminating communication
- Set SI1REC.
 - Return to * in step 6) to cause communication to automatically terminate.
 - To force communication to termination, clear SI1RUN and SI1END (release the clock port).
- * • An interrupt occurs when a stop condition is detected. Then, clear SI1END and SI1OVR and return to *2 in step 4).

3.13.5 Related Registers

3.13.5.1 SIO1 control register (SCON1)

- 1) The SIO1 control register is an 8-bit register that controls the operation and interrupts of SIO1.

| Address | Initial Value | R/W | Name | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|------|-------|-------|--------|--------|--------|--------|--------|-------|
| FE34 | 0000 0000 | R/W | SCON1 | - | SI1M1 | SI1M0 | SI1RUN | SI1REC | SI1DIR | SI1OVR | SI1END | SI1IE |

SI1M1 (bit 7): SIO1 mode control

SI1M0 (bit 6): SIO1 mode control

Table 3.13.2 SIO1 Operation Modes

| Mode | SI1M1 | SI1M0 | Operating Mode |
|------|-------|-------|------------------------------|
| 0 | 0 | 0 | Synchronous 8-bit SIO |
| 1 | 0 | 1 | UART (1 stop bit, no parity) |
| 2 | 1 | 0 | Bus master mode |
| 3 | 1 | 1 | Bus slave mode |

SI1RUN (bit 5): SIO1 operation flag

- 1) A 1 in this bit indicates that SIO1 is running.
- 2) See Table 3.13.1 for the conditions for setting and clearing this bit.

SI1REC (bit 4): SIO1 receive/send control

- 1) Setting this bit to 1 places SIO1 into the receive mode.
- 2) Setting this bit to 0 places SIO1 into the send mode.

SI1DIR (bit 3): MSB/LSB first select

- 1) Setting this bit to 1 places SIO1 into the MSB first mode.
- 2) Setting this bit to 0 places SIO1 into the LSB first mode.

SI1OVR (bit 2): SIO1 overrun flag

- 1) This bit is set when a falling edge of the input clock is detected with SI1RUN =1 in mode 0, 1, or 3.
- 2) This bit is set if the conditions for setting SI1END are established when SI1END=1.
- 3) In mode 3 this bit is set when the start condition is detected.
- 4) This bit must be cleared with an instruction.

SI1END (bit 1): End of serial transmission flag

- 1) This bit is set when serial transmission terminates (see Table 3.13.1).
- 2) This bit must be cleared with an instruction.

SI1IE (bit 0): SIO1 interrupt request enable control

When this bit and SI1END are set to 1, an interrupt request to vector address 003BH is generated.

3.13.5.2 Serial buffer 1 (SBUF1)

- 1) Serial buffer 1 is a 9-bit register used to store data to be handled during SIO1 serial transmission.
- 2) The lower-order 8 bits of SBUF1 are transferred to the data shift register for data transmission/reception at the beginning of transmission processing and the contents of the shift register are placed in the lower-order 8 bits of SBUF1 when 8-bit data is transferred.
- 3) In modes 1, 2, and 3, bit 8 of SBUF1 is loaded with the 9th data bit that is received (data about the position of the stop bit).

| Address | Initial Value | R/W | Name | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE35 | 00000 0000 | R/W | SBUF1 | SBUF18 | SBUF17 | SBUF16 | SBUF15 | SBUF14 | SBUF13 | SBUF12 | SBUF11 | SBUF10 |

3.13.5.3 Baudrate generator register (SBR1)

- 1) The baudrate generator register is an 8-bit register that defines the baudrate of SIO1.
- 2) Loading this register with data causes the baudrate generating counter to be initialized immediately.
- 3) The baudrate varies from mode to mode (the baudrate generator is disabled in mode 3).

Modes 0 and 2: $TSBR1 = (SBR1 \text{ value} + 1) \times 2 T_{cyc}$
(Value range = 2 to 512 Tcyc)

Mode 1: $TSBR1 = (SBR1 \text{ value} + 1) \times 8 T_{cyc}$
(Value range = 8 to 2048Tcyc)

| Address | Initial Value | R/W | Name | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE36 | 0000 0000 | R/W | SBR1 | - | SBRG17 | SBRG16 | SBRG15 | SBRG14 | SBRG13 | SBRG12 | SBRG11 | SBRG10 |

UART1

3.14 Asynchronous Serial Interface 1 (UART1)

3.14.1 Overview

This series of microcontrollers incorporates an asynchronous serial interface (UART1) that has the following characteristics and features:

- 1) Data length: 7, 8, and 9 bits (LSB first)
- 2) Stop bits: 1 bit (2 bits in continuous communication mode)
- 3) Parity bits: None
- 4) Clock rate: Programmable within the range of $(\frac{16}{3} \text{ to } \frac{2048}{3}) T_{cyc}$ or $(\frac{64}{3} \text{ to } \frac{8192}{3}) T_{cyc}$
- 5) Full duplex communication

The independent transmitter and receiver blocks allow both transmit and receive operations to be performed at the same time. Both transmitter and receiver blocks adopt a double buffer configuration, so that data can be transmitted and received continuously.

3.14.2 Functions

- 1) Asynchronous serial (UART1)
 - It performs full duplex asynchronous serial communication using a data length of 7, 8, or 9 bits with 1 stop bit.
 - The clock rate of the UART1 is programmable within the range of $(\frac{16}{3} \text{ to } \frac{2048}{3}) T_{cyc}$ or $(\frac{64}{3} \text{ to } \frac{8192}{3}) T_{cyc}$.
- 2) Continuous data transmission/reception
 - It performs continuous transmission of serial data whose data length and clock rate are fixed (the data length and clock rate that are identified at the beginning of transmission are used).
 - The number of stop bits used in the continuous transmission mode is 2 (see Figure 3.14.4).
 - It performs continuous reception of serial data whose data length and clock rate vary on each receive operation.
 - The clock rate of the UART1 is programmable within the range of $(\frac{16}{3} \text{ to } \frac{2048}{3}) T_{cyc}$ or $(\frac{64}{3} \text{ to } \frac{8192}{3}) T_{cyc}$.
 - The transmit data is read from the transmit data register (TBUF) and the received data is stored in the receive data register (RBUF).
- 3) Interrupt generation

Interrupt requests are generated at the beginning of each transmission and at the end of each reception if the interrupt request enable bit is set.
- 4) To control the asynchronous serial interface (UART1), it is necessary to manipulate the following special function registers:
 - UCON0, UCON1, UBR, TBUF, RBUF, P2, P2DDR

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FED0 | 0000 0000 | R/W | UCON0 | UBRSEL | STRDET | RECRUN | STPERR | U0B3 | RBIT8 | RECEND | RECIE |
| FED1 | 0000 0000 | R/W | UCON1 | TRUN | 8/9BIT | TDDR | TCMOS | 8/7BIT | TBIT8 | TEPTY | TRNSIE |
| FED2 | 0000 0000 | R/W | UBR | UBRG7 | UBRG6 | UBRG5 | UBRG4 | UBRG3 | UBRG2 | UBRG1 | UBRG0 |
| FED3 | 0000 0000 | R/W | TBUF | T1BUF7 | T1BUF6 | T1BUF5 | T1BUR4 | T1BUF3 | T1BUF2 | T1BUF1 | T1BUF0 |
| FED4 | 0000 0000 | R/W | RBUF | R1BUF7 | R1BUF6 | R1BUF5 | R1BUR4 | R1BUF3 | R1BUF2 | R1BUF1 | R1BUF0 |

3.14.3 Circuit Configuration

3.14.3.1 UART1 control register 0 (UCON0) (8-bit register)

- 1) The UART1 control register 0 controls the receive operation and interrupts of the UART1.

3.14.3.2 UART1 control register 1 (UCON1) (8-bit register)

- 1) The UART1 control register 1 controls the transmit operation, data length, and interrupts of the UART1.

3.14.3.3 UART1 baudrate generator (UBR) (8-bit reload counter)

- 1) The UART1 baudrate generator is a reload counter for generating internal clocks.
- 2) It can generate clocks at intervals of $(n+1) \times \frac{8}{3} T_{cyc}$ or $(n+1) \times \frac{32}{3} T_{cyc}$ ($n = 1$ to 255; Note: $n = 0$ is inhibited).

3.14.3.4 UART1 transmit data register (TBUF) (8-bit register)

- 1) The UART1 transmit data register is an 8-bit register for storing the data to be transmitted.

3.14.3.5 UART1 transmit shift register (TSFT) (11-bit shift register)

- 1) The UART1 transmit shift register is used to send transmit data via UART1.
- 2) This register cannot be accessed directly with an instruction. It must be accessed through the transmit data register (TBUF).


3.14.3.6 UART1 receive data register (RBUF) (8-bit register)

- 1) The UART1 receive data register is an 8-bit register for storing received data.

3.14.3.7 UART1 receive shift register (RSFT) (11-bit shift register)


- 1) The UART1 receive shift register is used to receive serial data via UART1.
- 2) This register cannot be accessed directly with an instruction. It must be accessed through the receive data register (RBUF).

UART1



Note: Bit 1 of P2DDR (at FE49) must be set to 0 when the UART1 is to be used in the receive mode (UART1 will not function normally if bit 1 is set to 1).

Figure 3.14.1 UART1 Block Diagram (Receive Mode)



Note: Bit 0 of P2DDR (at FE49) must be set to 0 when the UART1 is to be used in the transmit mode (UART1 will not function normally if bit 0 is set to 1).

Figure 3.14.2 UART1 Block Diagram (Transmit Mode)

UART1

3.14.4 Related Registers

3.14.4.1 UART1 control register 0 (UCON0)

- 1) The UART1 control register 0 is an 8-bit register that controls the receive operation and interrupts of UART1.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|------|-------|--------|-------|
| FED0 | 0000 0000 | R/W | UCON0 | UBRSEL | STRDET | RECRUN | STPERR | U0B3 | RBIT8 | RECEND | RECIE |

UBRSEL (bit 7): UART1 baudrate generator period control

- 1) When this bit is set to 1, the UART1 baudrate generator generates clocks at a frequency of $(n+1) \times \frac{32}{3} T_{cyc}$
 - 2) When this bit is set to 0, the UART1 baudrate generator generates clocks at a frequency of $(n+1) \times \frac{8}{3} T_{cyc}$.
- * n represents the value that is defined in the UBR (FED2) for the UART baudrate generator.

STRDET (bit 6): UART1 start bit detection control

- 1) When this bit is set to 1, the start bit detection (falling edge detection) function is enabled.
 - 2) When this bit is set to 0, the start bit detection (falling edge detection) function is disabled.
- * This bit must be set to 1 to enable the start bit detection function when the UART1 is to be used in the continuous receive mode.
- * If this bit is set to 1 when the receive port (P21) is held at the low level, RECRUN is automatically set to start UART receive processing.

RECRUN (bit 5): UART1 start of receive operation flag

- 1) This bit is set and a receive operation starts if a falling edge of the signal at receive port (P21) is detected when the start bit detection function is enabled (STRDET = 1).
 - 2) This bit is automatically cleared at the end of the receive operation (clearing this bit during a receive operation will abort the receive operation).
- * When a receive operation is forced to terminate prematurely, RECEND is set to 1 and the contents of the receive shift register are transferred to RBUF. STPERR is set to 1 if the state of the last data bit that is received on the forced termination is low.

STPERR (bit 4): UART1 stop bit error flag

- 1) This bit is set at the end of a receive operation if the state of the received stop bit (the last data bit received) is low.
 - 2) This bit must be cleared with an instruction.
- * When clearing STPERR in the continuous receive mode, clear it with an instruction before receiving the last bit of the next receive data to be received after a branch into the interrupt routine occurs.

U0B3 (bit 3): General-purpose flag

- 1) This bit can be used as a general-purpose flag bit. Any attempt to manipulate this bit exerts no influence on the operation of this functional block.

RBIT8 (bit 2): UART1 receive data bit 8 storage bit

- 1) This bit position is loaded with bit 8 of the received data at the end of receive operation when the data length is set to 9 bits (UCON1: 8/9BIT = 1, 8/7BIT = 0). (If the receive operation is terminated prematurely, this bit position is loaded with the last received bit but one.)
- 2) This bit must be cleared with an instruction.

RECEND (bit 1): End of UART1 reception flag

- 1) This bit is set at the end of a receive operation (When this bit is set, the received data is transferred from the receive shift register (RSFT) to the receive data register (RBUF)).
- 2) This bit must be cleared with an instruction.
 - * In the continuous receive mode, the next receive operation is not carried out even when the UART1 detects such data as sets the start of receive operation flag (RECRUN) before this bit is set.

RECIE (bit 0): UART1 receive interrupt request enable control

- 1) When this bit and RECEND are set to 1, an interrupt request to vector address 0033H is generated.

Note: After a receive operation is started with STRDET (bit 6) set to 1, do not execute any bit-manipulation instruction (CLR1, NOT1, or SET1) on this register until RECEND (bit 1) is set to 1 and the receive operation terminates, except when it becomes necessary to force the receive operation to stop. The bit-manipulation instructions, however, can be executed within an interrupt routine that is started by the UART1 receive interrupt source.

3.14.4.2 UART1 control register 1 (UCON1)

- 1) The UART1 control register 1 is an 8-bit register that controls the transmission processing, data length, and interrupts of and for UART1.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|------|--------|------|-------|--------|-------|-------|--------|
| FED1 | 0000 0000 | R/W | UCON1 | TRUN | 8/9BIT | TDDR | TCMOS | 8/7BIT | TBIT8 | TEPTY | TRNSIE |

TRUN (bit 7): UART1 transmission control

- 1) When this bit is set to 1, the UART1 starts a transmit operation.
- 2) This bit is automatically cleared at the end of the transmit operation. (If this bit is cleared in the middle of a transmit operation, the operation is aborted immediately.)
 - * In the continuous transmission mode, this bit is cleared at the end of a transmit operation but is automatically set within the same cycle (Tcyc). Consequently, transmit operations occur with intervening 1-Tcyc waits.
 - * In the continuous transmission mode, TRUN will not be set automatically if a bit-manipulation-instruction (NOT1, CLR1, or SET1) is executed on the UCON1 register in the same cycle in which TRUN is to be automatically cleared.

8/9BIT (bit 6): UART1 transmit data length control

- 1) This bit and 8/7BIT (bit 3) are used to control the length of data to be transferred through the UART.

| 8/9 BIT | 8/7 BIT | Data Length (in bits) |
|---------|---------|-----------------------|
| 1 | 0 | 9 |
| 0 | 0 | 8 |
| 0 | 1 | 7 |
| 1 | 1 | Inhibited |

- * The UART1 will not run normally if the data length is changed in the middle of a transmit operation. Be sure to manipulate this bit after confirming the completion of a transmit operation.
- * The same data length is used when both transmission and receive operations are to be performed at the same time.

TDDR (bit 5): UART1 transmit port output control

- 1) When this bit is set to 1, the transmit data is placed at the transmit port (P20). No transmit data is output if bit 0 of P2DDR (FE49) is set to 1.
- 2) When this bit is set to 0, no transmit data is placed at the transmit port (P20).
 - * The transmit port is placed in the "High/open (CMOS/N-channel open drain)" mode if this bit is set to 1 when the UART1 has stopped a transmit operation (TRUN = 0).
 - * This bit must always be set to 0 when the UART1 transmission function is not to be used.

UART1

TCMOS (bit 4): UART1 transmit port output type control

- 1) When this bit is set to 1, the output type of the transmit port (P20) is set to “CMOS.”
- 2) When this bit is set to 0, the output type of the transmit port (P20) is set to “N-channel open drain.”

8/7BIT (bit 3): UART1 transfer data length control

- 1) This bit and 9/8BIT (bit 6) are used to control the length of data to be transferred through the UART.

TBIT8 (bit 2): UART1 transmit data bit 8 storage bit

- 1) This bit carries bit 8 of the transmit data when the data length is set to 9 bits (8/9BIT = 1, 8/7BIT = 0).

TEPTY (bit 1): UART1 transmit shift register transfer flag

- 1) This bit is set when the data transfer from the transmit data register (TBUF) to the transmit shift register (TSFT) ends at the beginning of a transmit operation. (This bit is set in the cycle (Tcyc) following the one in which the transmit control bit (TRUN) is set to 1.)
- 2) This bit must be cleared with an instruction.
 - * When performing continuous mode transmission processing, make sure that this bit is set before each loading of the next transmit data into the transmit data register (TBUF). When this bit is subsequently cleared, the transmit control bit (TRUN) is automatically set at the end of the transmit operation.

TRNSIE (bit 0): UART1 transmit interrupt request enable/disable control

- 1) An interrupt request to vector address 003BH is generated when this bit and TEPTY are set to 1.

Note: After a transmit operation is started with TRUN (bit 7) set to 1, do not execute any bit-manipulation instruction (CLR1, NOT1, or SET1) on this register until TRUN (bit 7) is set to 0 and the transmit operation terminates, except when it becomes necessary to force the transmit operation to stop.

3.14.4.3 UART1 baudrate generator (UBR)

- 1) The UART1 baudrate generator is an 8-bit register that defines the baudrate of the UART1.
- 2) The counter for the baudrate generator is initialized when a UART1 serial transmit operation is stopped or terminated (UCON0: RECRUN = 0, UCON1: TRUN = 0).
 - * Do not change the baudrate in the middle of UART1 serial transmission processing. The UART1 will not function normally if the baudrate is changed during UART1 serial transmission processing. Always make sure to terminate the UART1 processing before changing the baudrate.
 - * The same baudrate is used when both transmit and receive operations are to be performed at the same time (this holds also true when the transmit and receive operations are to be performed in the continuous transmission mode).
 - * When (UCON0:UBRSEL = 0)
$$TUBR = (UBR \text{ value} + 1) \times \frac{8}{3} Tcyc \text{ (value range: } \frac{16}{3} \text{ to } \frac{2048}{3} Tcyc)$$
 - * When (UCON0:UBRSEL = 1)
$$TUBR = (UBR \text{ value} + 1) \times \frac{32}{3} Tcyc \text{ (value range: } \frac{64}{3} \text{ to } \frac{8192}{3} Tcyc)$$
 - * Setting UBR to 00[H] is inhibited.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| FED2 | 0000 0000 | R/W | UBR | UBRG7 | UBRG6 | UBRG5 | UBRG4 | UBRG3 | UBRG2 | UBRG1 | UBRG0 |

3.14.4.4 UART1 transmit data register (TBUF)

- 1) The UART1 transmit data register is an 8-bit register that stores the data to be transmitted through the UART1.
- 2) Data from the TBUF is transferred to the transmit shift register (TSFT) at the beginning of a transmit operation. (Load the next data after checking the transmit shift register transfer flag (UCON1:TEPTY).)
 - * Bit 8 of the transmit data must be loaded into the transmit data bit 8 storage bit (UCON1:TBIT8).

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|--------|--------|--------|--------|--------|--------|--------|
| FED3 | 0000 0000 | R/W | TBUF | T1BUF7 | T1BUF6 | T1BUF5 | T1BUF4 | T1BUF3 | T1BUF2 | T1BUF1 | T1BUF0 |

3.14.4.5 UART1 receive data register (RBUF)

- 1) The UART1 receive data register is an 8-bit register that stores the data that is received through the UART1.
 - 2) The data from the receive shift register (RSFT) is transferred to this RBUF at the end of a receive operation.
- * Bit 8 of the received data is placed in the receive data bit 8 storage bit (UCON0:RBIT8).
- * Bit 7 of RBUF is loaded with 0 if the receive data length is set to 7.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|--------|--------|--------|--------|--------|--------|--------|
| FED4 | 0000 0000 | R/W | RBUF | R1BUF7 | R1BUF6 | R1BUF5 | R1BUF4 | R1BUF3 | R1BUF2 | R1BUF1 | R1BUF0 |

UART1

3.14.5 UART1 Continuous Communication Processing Examples

3.14.5.1 Continuous 8-bit data receive mode (first received data = 55H)




Figure 3.14.3 Example of Continuous 8-bit Data Reception Mode Processing

- 1) Setting the clock
 - Set the baudrate (UBR).

Setting the data length mode

 - Clear UCON1:8/9BIT and 8/7BIT.

Configuring the UART1 for receive processing and setting up the receive port and receive interrupts

 - Set up the receive control register (UCON0 = 41H).
 - * Set P21DDR (P2DDR:bit1) to 0 and P21 (P2:bit1) to 0.
- 2) Starting a receive operation
 - UCON0:RECRUN is set when a falling edge of the signal at the receive port (P21) is detected.
- 3) End of receive operation
 - When the receive operation ends, UCON0:RECRUN is automatically cleared and UCON0:RECEND is set. The UART1 then waits for the start bit of the next received data.
- 4) Receive interrupt processing
 - Read the received data (RBUF).
 - Clear UCON0:RECEND and STPERR and exit the interrupt processing routine.
 - * When changing the data length and baudrate for the next receive operation, do so before the start bit (falling edge of the signal) is detected at the receive port (P21).
- 5) Next receive data processing
 - Subsequently, repeat steps 2), 3), and 4) shown above.
 - To terminate continuous mode receive processing, clear UCON0:STRDET during a receive operation, and this receive operation will be the last receive operation that the UART1 executes.

3.14.5.2 Continuous 8-bit data transmit mode (first transmit data = 55H)




Figure 3.14.4 Example of Continuous 8-bit Data Transmit Mode Processing

- 1) Setting the clock
 - Set the baudrate (UBR).
 Setting up transmit data
 - Load the transmit data (TBUF = 55H).
 Setting the data length, transmit port, and interrupts
 - Set up the transmit control register (UCON1 = 31H).
 - * Set P20DDR (P2DDR:bit0) to 0 and P20 (P2:bit0) to 0.
- 2) Starting a transmit operation
 - Set UCON1:TRUN.
- 3) Transmit interrupt processing
 - Load the next transmit data (TBUF = xxH).
 - Clear UCON1:TEPTY and exit the interrupt processing routine.
- 4) End of transmit operation
 - When the transmit operation ends, UCON1:TRUN is automatically cleared and automatically set in the same cycle (Tcyc) (at the continuous data transmission mode only; this processing takes 1 Tcyc of time). The UART1 then starts the transmission of the next transmit data.
- 5) Next transmit data processing
 - Subsequently, repeat steps 3) and 4) shown above.
 - To terminate continuous mode transmit processing, clear UCON1:TRNSIE while not clearing UCON1:TEPTY and exit the interrupt in the step 3) processing, and the transmit operation that is being performed at that time will be the last transmit operation that the UART1 executes.

UART1

3.14.5.3 Setting up the UART1 communications ports

- (1) When using port 2 as the UART1 port

- 1) Setting up the receive port (P21)

| Register Data | | Receive Port (P21) State | Internal Pull-up Resistor |
|---------------|--------|--------------------------|---------------------------|
| P21 | P21DDR | | |
| 0 | 0 | Input | Off |
| 1 | 0 | Input | On |

* The UART1 can receive no data normally if P21DDR is set to 1.

- 2) Setting up the transmit port (P20)

| Register Data | | | | Transmit Port (P20) State | Internal Pull-up Resistor |
|---------------|--------|------|-------|-----------------------------|---------------------------|
| P20 | P20DDR | TDDR | TCMOS | | |
| 0 | 0 | 1 | 1 | CMOS output | Off |
| 0 | 0 | 1 | 0 | N-channel open drain output | Off |
| 1 | 0 | 1 | 0 | N-channel open drain output | On |

* The UART1 transmits no data if P20DDR is set to 1.

3.14.6 UART1 HALT Mode Operation

3.14.6.1 Receive mode

- 1) UART1 receive mode processing is enabled in the HALT mode. (If UCON0:STRDET is set to 1 when the microcontroller enters the HALT mode, receive processing will be restarted if data such that UCON0:RECRUN is set at the end of a receive operation.)
- 2) The HALT mode can be reset using the UART1 receive interrupt.

3.14.6.2 Transmit mode

- 1) UART1 transmit mode processing is enabled in the HALT mode. (If the continuous transmission mode is specified when the microcontroller enters the HALT mode, the UART1 will restart transmission processing after terminating a transmit operation. Since UCON1:TEPTY cannot be cleared in this case, the UART1 stops processing after completing that transmit operation.)
- 2) The HALT mode can be reset using the UART1 transmit interrupt.

3.15 PWM0/PWM1

3.15.1 Overview

This series of microcontrollers incorporates two 12-bit PWMs, named PWM0 and PWM1. Each PWM is made up of a PWM generator circuit that generates multifrequency 8-bit fundamental PWM waves and a 4-bit additional pulse generator.

PWM0 and PWM1 are provided with dedicated output pins PWM0 and PWM1, respectively.

3.15.2 Functions

- 1) PWM0: Fundamental wave PWM mode (register PWM0L = 0)
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3} \text{ Tcyc}$ (programmable in $\frac{16}{3} \text{ Tcyc}$ increments, common to PWM1)
 - High-level pulse width = 0 to Fundamental wave period – $\frac{1}{3} \text{ Tcyc}$ (programmable in $\frac{1}{3} \text{ Tcyc}$ increments)
- 2) PWM0: Fundamental wave + Additional pulse PWM mode
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3} \text{ Tcyc}$ (programmable in $\frac{16}{3} \text{ Tcyc}$ increments, common to PWM1)
 - Overall period = Fundamental wave period $\times 16$
 - High-level pulse width = 0 to Overall period – $\frac{1}{3} \text{ Tcyc}$ (programmable in $\frac{1}{3} \text{ Tcyc}$ increments)
- 3) PWM1: Fundamental wave PWM mode (register PWM1L=0)
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3} \text{ Tcyc}$ (programmable in $\frac{16}{3} \text{ Tcyc}$ increments, common to PWM0)
 - High-level pulse width = 0 to Fundamental wave period – $\frac{1}{3} \text{ Tcyc}$ (programmable in $\frac{1}{3} \text{ Tcyc}$ increments)
- 4) PWM1: Fundamental wave + Additional pulse PWM mode
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3} \text{ Tcyc}$ (programmable in $\frac{16}{3} \text{ Tcyc}$ increments, common to PWM0)
 - Overall period = Fundamental wave period $\times 16$
 - High-level pulse width = 0 to Overall period – $\frac{1}{3} \text{ Tcyc}$ (programmable in $\frac{1}{3} \text{ Tcyc}$ increments)
- 5) Interrupt generation

Interrupt requests are generated at the intervals equal to the overall PWM period if the interrupt request enable bit is set.
- 6) Multiplexed input pin

The PWM0 and PWM1 pins can also serve as input port pins.
- 7) To control PWM0 and PWM1, it is necessary to manipulate the following special function registers:
 - PWM0L, PWM0H, PWM1L, PWM1H, PWM0C, PWM01P

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE20 | 0000 HHHH | R/W | PWM0L | PWM0L3 | PWM0L2 | PWM0L1 | PWM0L0 | - | - | - | - |
| FE21 | 0000 0000 | R/W | PWM0H | PWM0H7 | PWM0H6 | PWM0H5 | PWM0H4 | PWM0H3 | PWM0H2 | PWM0H1 | PWM0H0 |
| FE22 | 0000 HHHH | R/W | PWM1L | PWM1L3 | PWM1L2 | PWM1L1 | PWM1L0 | - | - | - | - |
| FE23 | 0000 0000 | R/W | PWM1H | PWM1H7 | PWM1H6 | PWM1H5 | PWM1H4 | PWM1H3 | PWM1H2 | PWM1H1 | PWM1H0 |
| FE24 | 0000 0000 | R/W | PWM0C | PWM0C7 | PWM0C6 | PWM0C5 | PWM0C4 | ENPWM1 | ENPWM0 | PWM0OV | PWM0IE |
| FE25 | HHHH HHXX | R | PWM01P | - | - | - | - | - | - | PWM1IN | PWM0IN |

PWM

3.15.3 Circuit Configuration

3.15.3.1 PWM0/PWM1 control register (PWM0C) (8-bit register)

- 1) The PWM0/PWM1 control register controls the operation and interrupts of PWM0 and PWM1.

3.15.3.2 PWM0 compare register L (PWM0L) (4-bit register)

- 1) The PWM0 compare register L controls the additional pulses of PWM0.
- 2) PWM0L is assigned bits 7 to 4 and all of its lower-order 4 bits are apparently set to 1 when it is read.
- 3) When the PWM0 control bit (PWM0C: FE24, bit 2) is set to 0, the output of PWM0 (ternary) can be controlled using bits 7 to 4 of PWM0L.

3.15.3.3 PWM0 compare register H (PWM0H) (8-bit register)

- 1) The PWM0 compare register H controls the fundamental wave pulse width of PWM0.
- 2) When bits 7 to 4 of PWM0L are all fixed at 0, PWM0 can serve as period-programmable 8-bit PWM that is controlled by PWM0H.

3.15.3.4 PWM1 compare register L (PWM1L) (4-bit register)

- 1) The PWM1 compare register L controls the additional pulses of PWM1.
- 2) PWM1L is assigned bits 7 to 4 and all of its lower-order 4 bits are apparently set to 1 when it is read.
- 3) When the PWM1 control bit (PWM0C: FE24, bit 3) is set to 0, the output of PWM1 (ternary) can be controlled using bits 7 to 4 of PWM1L.

3.15.3.5 PWM1 compare register H (PWM1H) (8-bit register)

- 1) The PWM1 compare register H controls the fundamental pulse width of PWM1.
- 2) When bits 7 to 4 of PWM1L are all fixed at 0, PWM1 can serve as period-programmable 8-bit PWM that is controlled by PWM1H.

3.15.3.6 PWM01 port input register (PWM01P) (2-bit register)

- 1) PWM0 data can be read into this register as bit 0.
- 2) PWM1 data can be read into this register as bit 1.




Figure 3.15.1 PWM0 and PWM1 Block Diagram

PWM

3.15.4 Related Registers

3.15.4.1 PWM0/PWM1 control register (PWM0C)

- 1) The PWM0/PWM1 control register controls the operation and interrupts of PWM0 and PWM1.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE24 | 0000 0000 | R/W | PWM0C | PWM0C7 | PWM0C6 | PWM0C5 | PWM0C4 | ENPWM1 | ENPWM0 | PWM0OV | PWM0IE |

PWM0C7 to PWM0C4 (bits 7 to 4): PWM0/PWM1 period control

- Fundamental wave period = (Value represented by (PWM0C7 to PWM0C4) + 1) $\times \frac{16}{3}$ Tcyc
- Overall period = Fundamental wave period $\times 16$

ENPWM1 (bit 3): PWM1 operation control

- When this bit is set to 1, PWM1 is active.
- When this bit is set to 0, the PWM1 output (ternary) can be controlled using bits 7 to 4 of PWM1L.

ENPWM0 (bit 2): PWM0 operation control

- When this bit is set to 1, PWM0 is active.
- When this bit is set to 0, the PWM0 output (ternary) can be controlled using bits 7 to 4 of PWM0L.

PWM0OV (bit 1): PWM0/PWM1 overflow flag

- This bit is set at the interval equal to the overall period of PWM.
- This flag must be cleared with an instruction.

PWM0IE (bit 0): PWM0/PWM1 interrupt request enable control

An interrupt request to vector addresses 004BH is generated when this bit and PWM0OV are both set to 1.

3.15.4.2 PWM0 compare register L (PWM0L)

- The PWM0 compare register L controls the additional pulses of PWM0.
- PWM0L is assigned bits 7 to 4 and all of its lower-order 4 bits are apparently set to 1 when it is read.
- When the PWM0 control bit (PWM0C: FE24, bit 2) is set to 0, the output of PWM0 (ternary) can be controlled using bits 7 to 4 of PWM0L.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|------|------|------|------|
| FE20 | 0000 HHHH | R/W | PWM0L | PWM0L3 | PWM0L2 | PWM0L1 | PWM0L0 | - | - | - | - |

| PWM0 Output | ENPWM0 FE24, bit 2 | PWM0L3 FE20, bit 7 | PWM0L2 FE20, bit 6 | PWM0L1/ PWM0L0 FE20, bits 5 & 4 |
|-------------|-----------------------|-----------------------|-----------------------|---------------------------------------|
| HI-Z | 0 | — | 0 | — |
| LOW | 0 | 0 | 1 | 0, 0 |
| HIGH | 0 | 1 | 1 | 0, 0 |

3.15.4.3 PWM0 compare register H (PWM0H)

- 1) The PWM0 compare register H controls the fundamental wave pulse width of PWM0.
Fundamental wave pulse width = (Value represented by PWM0H7 to PWM0H0) $\times \frac{1}{3} T_{cyc}$
- 2) When bits 7 to 4 of PWM0L are all fixed at 0, PWM0 can serve as period-programmable 8-bit PWM that is controlled by PWM0H.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE21 | 0000 0000 | R/W | PWM0H | PWM0H7 | PWM0H6 | PWM0H5 | PWM0H4 | PWM0H3 | PWM0H2 | PWM0H1 | PWM0H0 |

3.15.4.4 PWM1 compare register L (PWM1L)

- 1) The PWM1 compare register L controls the additional pulses of PWM1.
- 2) PWM1L is assigned bits 7 to 4 and all of its lower-order 4 bits are apparently set to 1 when it is read.
- 3) When the PWM1 control bit (PWM0C: FE24, bit 3) is set to 0, the output of PWM1 (ternary) can be controlled using bits 7 to 4 of PWM1L.


| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|------|------|------|------|
| FE22 | 0000 HHHH | R/W | PWM1L | PWM1L3 | PWM1L2 | PWM1L1 | PWM1L0 | - | - | - | - |

| PWM1 Output | ENPWM1 FE24, bit 3 | PWM1L3 FE22, bit 7 | PWM1L2 FE22, bit 6 | PWM1L1/ PWM1L0 FE22, bits 5 & 4 |
|-------------|-----------------------|-----------------------|-----------------------|---------------------------------------|
| HI-Z | 0 | — | 0 | — |
| LOW | 0 | 0 | 1 | 0, 0 |
| HIGH | 0 | 1 | 1 | 0, 0 |

3.15.4.5 PWM1 compare register H (PWM1H)

- 1) The PWM1 compare register H controls the fundamental pulse width of PWM1.
Fundamental pulse width = (Value represented by PWM1H7 to PWM1H0) $\times \frac{1}{3} T_{cyc}$
- 2) When bits 7 to 4 of PWM1L are all fixed at 0, PWM1 can serve as period-programmable 8-bit PWM that is controlled by PWM1H.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE23 | 0000 0000 | R/W | PWM1H | PWM1H7 | PWM1H6 | PWM1H5 | PWM1H4 | PWM1H3 | PWM1H2 | PWM1H1 | PWM1H0 |



PWM

3.15.4.6 PWM01 port input register (PWM01P)

- 1) PWM0 data can be read into this register as bit 0.
- 2) PWM1 data can be read into this register as bit 1.

| Address | Initial Value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|------|------|------|------|------|------|--------|--------|
| FE25 | HHHH HHXX | R | PWM01P | - | - | - | - | - | - | PWM1IN | PWM0IN |

(bits 7 to 2): These bits do not exist. They are always read as 1.

PWM1IN (bit 1): PWM1 data (read only)

PWM0IN (bit 0): PWM0 data (read only)


● The 12-bit PWM has the following waveform structure:

- The overall period consists of 16 fundamental wave periods.
- A fundamental wave period is represented by an 8-bit PWM. (PWM compare register H) (PWMH)
- 4 bits are used to designate the fundamental wave period to which additional pulses are to be added. (PWM compare register L) (PWML)

12-bit register structure → (PWMH), (PWML) = XXXX XXXX, XXXX (12 bits)

● How pulses are added to the fundamental wave periods (Example 1)


- PWM compare register H (PWMH) = 00 [H]
- PWM compare register L (PWML) = 0 to F [H]



PWM

● How pulses are added to fundamental wave periods (Example 2)

- PWM compare register H (PWMH) = 01 [H]
- PWM compare register L (PWML) = 0 to F [H]




- The fundamental wave period is variable within the range of $\frac{(16 \text{ to } 256)}{3} T_{cyc}$.
Fundamental wave period = (Value represented by PWM0C7 to PWM0C4 + 1) $\times \frac{16}{3} T_{cyc}$
 - The overall period can be changed by changing the fundamental wave period.
 - The overall period is made up of 16 fundamental wave periods.

Examples:


- Wave comparison when the 12-bit PWM contains 237[H].
12-bit register configuration → (PWMH), (PWML) = 237[H]

1. Pulse added system (this series)



2. Ordinary system

Since the ripple component of the integral output in this system is greater than that of the pulse added system as seen from the figure below, the pulse added system is considered better for motor-controlling uses.



3.16 AD Converter (ADC12)

3.16.1 Overview

This series of microcontrollers incorporates a 12-bit resolution AD converter that has the features listed below. It allows the microcontroller to take in analog signals easily.

- 1) 12-bit resolution
- 2) Successive approximation
- 3) AD conversion mode select (resolution switching)
- 4) 14-channel analog input
- 5) Conversion time select

3.16.2 Functions

- 1) Successive approximation

- The ADC has a resolution of 12 bits.
- It requires some conversion time after starting conversion processing.
- The conversion results are transferred to the AD conversion result registers (ADRLC, ADRHC).

- 2) AD conversion select (resolution switching)

The AD converter supports two AD conversion modes: 12- and 8-bit conversion modes so that the appropriate conversion resolution can be selected according to the operating conditions of the application. The AD mode register (ADMRC) is used to select the AD conversion mode.

- 3) 14-channel analog input

The signal to be converted is selected using the AD converter control register (ADCRC) out of 14 types of analog signals that are supplied from port 0 pins and pins P70, P71, XT1, XT2, CF1, and CF2.

- 4) Conversion time select

The AD conversion time can be set to 1/1 to 1/128 (frequency division ratio). The AD mode register (ADMRC) and AD conversion result register low byte (ADRLC) are used to select the conversion time for appropriate AD conversion.

- 5) It is necessary to manipulate the following special function registers to control the AD converter:

- ADCRC, ADMRC, ADRLC, ADRHC

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|-----------|-----------|-----------|-----------|-------|----------|---------|-------|
| FE58 | 0000 0000 | R/W | ADCRC | AD CHSEL3 | AD CHSEL2 | AD CHSEL1 | AD CHSEL0 | ADCR3 | AD START | AD ENDF | ADIE |
| FE59 | 0000 0000 | R/W | ADMRC | ADMD4 | ADMD3 | ADMD2 | ADMD1 | ADMD0 | ADMR2 | ADTM1 | ADTM0 |
| FE5A | 0000 0000 | R/W | ADRLC | DATAL3 | DATAL2 | DATAL1 | DATAL0 | ADRL3 | ADRL2 | ADRL1 | ADTM2 |
| FE5B | 0000 0000 | R/W | ADRHC | DATA7 | DATA6 | DATA5 | DATA4 | DATA3 | DATA2 | DATA1 | DATA0 |

3.16.3 Circuit Configuration

3.16.3.1 AD conversion control circuit

- 1) The AD conversion control circuit runs in two modes: 12- and 8-bit AD conversion modes.

3.16.3.2 Comparator circuit

- 1) The comparator circuit consists of a comparator that compares the analog input with the reference voltage and a control circuit that controls the reference voltage generator circuit and the conversion results. The end of conversion flag (ADENDF) of the AD control register (ADCRC) is set when an analog input channel is selected and the AD conversion terminates in the conversion time designated by the conversion time control register. The conversion results are placed in the AD conversion result registers (ADRHC, ADRLC).

3.16.3.3 Multiplexer 1 (MPX1)

- 1) Multiplexer 1 is used to select the analog signal to be subject to AD conversion from 14 channels of analog signals.

3.16.3.4 Automatic reference voltage generator circuit

- 1) The reference voltage generator circuit consists of a network of ladder resistors and a multiplexer (MPX2) and generates the reference voltage that is supplied to the comparator circuit. Generation of the reference voltage is automatically started when an AD conversion starts and stopped when the conversion ends. The reference voltage output ranges from VDD to VSS.

3.16.4 Related Registers

3.16.4.1 AD control register (ADCRC)

- 1) The AD control register is an 8-bit register that controls the operation of the AD converter.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------------|--------------|--------------|--------------|-------|-------------|------------|------|
| FE58 | 0000 0000 | R/W | ADCRC | AD CHSEL3 | AD CHSEL2 | AD CHSEL1 | AD CHSEL0 | ADCR3 | AD START | AD ENDF | ADIE |

ADCHSEL3 (bit 7):

ADCHSEL2 (bit 6):

ADCHSEL1 (bit 5):

ADCHSEL0 (bit 4):

AD conversion input signal select

These 4 bits are used to select the signal to be subject to AD conversion.

ADC12

| AD CHSEL3 | AD CHSEL2 | AD CHSEL1 | AD CHSEL0 | Signal Input Pin |
|----------------------|----------------------|----------------------|----------------------|-------------------------|
| 0 | 0 | 0 | 0 | P00/AN0 |
| 0 | 0 | 0 | 1 | P01/AN1 |
| 0 | 0 | 1 | 0 | P02/AN2 |
| 0 | 0 | 1 | 1 | P03/AN3 |
| 0 | 1 | 0 | 0 | P04/AN4 |
| 0 | 1 | 0 | 1 | P05/AN5 |
| 0 | 1 | 1 | 0 | P06/AN6 |
| 0 | 1 | 1 | 1 | P07/AN7 |
| 1 | 0 | 0 | 0 | P70/AN8 |
| 1 | 0 | 0 | 1 | P71/AN9 |
| 1 | 0 | 1 | 0 | XT1/AN10 |
| 1 | 0 | 1 | 1 | XT2/AN11 |
| 1 | 1 | 0 | 0 | CF1/AN12 |
| 1 | 1 | 0 | 1 | CF2/AN13 |

ADCR3 (bit 3): Fixed bit

This bit must always be set to 0.

ADSTART (bit 2): AD converter operation control

This bit starts (1) or stops (0) AD conversion processing. Setting this bit to 1 starts the AD conversion. The bit is automatically reset when the AD conversion ends. The time specified by the conversion time control register is required for the conversion. The conversion time is defined using three bits, i.e., the ADTM2 bit (bit 0) of the AD conversion result register low byte (ADRLC) and the ADTM1 (bit 1) and ADTM0 (bit 0) of the AD mode register (ADMRC).

Setting this bit to 0 stops AD conversion. No correct conversion results can be obtained if this bit is cleared when AD conversion is carried out.

Never clear this bit while the AD conversion processing is in progress.

ADENDF (bit 1): End of AD conversion flag

This bit identifies the end of AD conversion. It is set (1) when AD conversion is finished. An interrupt request to vector address 0043H is generated if ADIE is set to 1. If ADENDF is set to 0, it indicates that no AD conversion is in progress.

This flag must be cleared with an instruction.

ADIE (bit 0): AD conversion interrupt request enable control

An interrupt request to vector address 0043H is generated when this bit and ADENDF are set to 1.

Notes:

- *Setting ADCHSEL3 to ADCHSEL0 to any value between '1110' and '1111' is inhibited.*
- *Do not place the microcontroller in the HOLD mode with ADSTART set to 1. Make sure that ADSTART is set to 0 before putting the microcontroller in the HOLD mode.*

3.16.4.2 AD mode register (ADMRC)

1) The AD mode register is an 8-bit register for controlling the operation mode of the AD converter.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| FE59 | 0000 0000 | R/W | ADMRC | ADMD4 | ADMD3 | ADMD2 | ADMD1 | ADMD0 | ADMR2 | ADTM1 | ADTM0 |

ADMD4 (bit 7): Fixed bit

This bit must always be set to 0.

ADMD3 (bit 6): AD conversion mode control (resolution switching)

This bit selects the AD converter resolution between 12-bit AD conversion mode (0) and 8-bit AD conversion mode (1).

If this bit is set to 1, the AD converter serves as an 8-bit AD converter. The conversion results are placed only in the AD conversion result register high byte (ADRH); the contents of the AD conversion result register low byte (ADRLC) remain unchanged.

If this bit is set to 0, the AD converter serves as a 12-bit AD converter. The conversion results are placed in the AD conversion result register high byte (ADRH) and the higher-order 4 bits of the AD conversion result register low byte (ADRLC).

ADMD2 (bit 5): Fixed bit

This bit must always be set to 0.

ADMD1 (bit 4): Fixed bit

This bit must always be set to 0.

ADMD0 (bit 3): Fixed bit

This bit must always be set to 0.

ADMR2 (bit 2): Fixed bit

This bit must always be set to 0.

ADTM1 (bit 1):
ADTM0 (bit 0): } AD conversion time control

These bits and ADTM2 (bit 0) of the AD conversion result register low byte (ADRLC) define the conversion time.

| ADRLC Register | ADMRC Register | | Frequency Division Ratio |
|----------------|----------------|-------|--------------------------|
| ADTM2 | ADTM1 | ADTM0 | |
| 0 | 0 | 0 | 1/1 |
| 0 | 0 | 1 | 1/2 |
| 0 | 1 | 0 | 1/4 |
| 0 | 1 | 1 | 1/8 |
| 1 | 0 | 0 | 1/16 |
| 1 | 0 | 1 | 1/32 |
| 1 | 1 | 0 | 1/64 |
| 1 | 1 | 1 | 1/128 |

ADC12

How to calculate the conversion time

- 12-bit AD conversion mode: Conversion time = $((52/(\text{division ratio})) + 2) \times (1/3) \times T_{\text{cyc}}$
- 8-bit AD conversion mode: Conversion time = $((32/(\text{division ratio})) + 2) \times (1/3) \times T_{\text{cyc}}$

Notes:

- The conversion time is doubled in the following cases:
 - 1) The AD conversion is carried out in the 12-bit AD conversion mode for the first time after a system reset.
 - 2) The AD conversion is carried out for the first time after the AD conversion mode is switched from 8-bit to 12-bit AD conversion mode.
- The time determined by the above “Conversion time calculation formulas” becomes the conversion time for the second and subsequent conversions or for the AD conversions that are carried out in the 8-bit AD conversion mode.

3.16.4.3 AD conversion result register low byte (ADRLC)

- 1) The AD conversion result register low byte is used to hold the lower-order 4 bits of the results of an AD conversion carried out in the 12-bit AD conversion mode and to control the conversion time.
- 2) Since the data in this register is not established during an AD conversion, the conversion results must be read out only after the AD conversion is completed.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|-------|-------|-------|-------|
| FE5A | 0000 0000 | R/W | ADRLC | DATAL3 | DATAL2 | DATAL1 | DATAL0 | ADRL3 | ADRL2 | ADRL1 | ADTM2 |

DATAL3 (bit 7):
DATAL2 (bit 6):
DATAL1 (bit 5):
DATAL0 (bit 4):

} Lower-order 4 bits of AD conversion results

ADRL3 (bit 3): Fixed bit

This bit must always be set to 0.

ADRL2 (bit 2): Fixed bit

This bit must always be set to 0.

ADRL1 (bit 1): Fixed bit

This bit must always be set to 0.

ADTM2 (bit 0): AD conversion time control

This bit and AD mode register (ADMRC) bits ADTM1 (bit 1) and ADTM0 (bit 0) are used to control the conversion time. See the subsection on the AD mode register for the procedure to set the conversion time.

Note:

- The conversion results data contains some errors (quantization error + combination error). Be sure to use only valid conversion results while referring to the latest “SANYO Semiconductors Data Sheet”.

3.16.4.4 AD conversion result register high byte (ADRHC)

- 1) The AD conversion result register high byte is used to hold the higher-order 8 bits of the results of an AD conversion that is carried out in the 12-bit AD conversion mode. The register stores the whole 8 bits of an AD conversion that is carried out in the 8-bit AD conversion mode.
- 2) Since the data in this register is not established during an AD conversion, the conversion results must be read out only after the AD conversion is completed.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| FE5B | 0000 0000 | R/W | ADRHC | DATA7 | DATA6 | DATA5 | DATA4 | DATA3 | DATA2 | DATA1 | DATA0 |

3.16.5 AD Conversion Example**3.16.5.1 12-bit AD conversion mode**

- 1) Setting up the 12-bit AD conversion mode
 - Set the ADMD3 (bit 6) of the AD mode register (ADMRC) to 0.
- 2) Setting up the conversion time
 - To set the conversion time to 1/32, set the AD conversion results low byte register (ADRLC), bit 0 (ADTM2) to 1 and the AD mode register (ADMRC), bit 1 (ADTM1) to 0 and bit 0 (ADTM0) to 1.
- 3) Setting up the input channel
 - When using AD channel input AN5, set AD control register (ADCRC), bit 7 (ADCHSEL3) to 0, bit 6 (ADCHSEL2) to 1, bit 5 (ADCHSEL1) to 0, and bit 4 (ADCHSEL0) to 1.
- 4) Starting AD conversion
 - Set bit 2 (ADSTART) of the AD mode register (ADCRC) to 1.
 - The conversion time is doubled after a system reset and when the AD conversion is carried out for the first time after the AD conversion mode is switched from 8-bit to 12-bit AD conversion mode. The conversion time returns normal in the second and subsequent conversions.
- 5) Testing the end of AD conversion flag
 - Monitor bit 1 (ADENDF) of the AD control register (ADCRC) until it is set to 1.
 - Clear the end of conversion flag ADENDF to 0 after confirming that the ADENDF flag (bit 1) is set to 1.
- 6) Reading the AD conversion results
 - Read the AD conversion results high byte register (ADRHC) and AD conversion results low byte register (ADRLC). Since the read conversion results data contains some errors (quantization error + combination error), use only the valid part of the conversion data according to the specifications given in the latest “SANYO Semiconductors Data Sheet.”
 - Pass the above read data to the application software processing.
 - Return to step 4) to repeat the conversion processing.

3.16.6 Hints on the Use of the ADC

- 1) The conversion time that the user can select varies depending on the frequency of the cycle clock. When preparing a program, refer to the latest edition of "SANYO Semiconductor Data Sheet" to select an appropriate conversion time.
- 2) Setting ADSTART to 0 while conversion is in progress will stop the conversion function.
- 3) Do not place the microcontroller in the HOLD mode while AD conversion processing is in progress. Make sure that ADSTART is set to 0 before putting the microcontroller in the HOLD mode.
- 4) ADSTART is automatically reset and the AD converter stops operation if a reset is triggered while AD conversion processing is in progress.
- 5) When conversion is finished, the end of AD conversion flag (ADENDF) is set and, at the same time, the AD conversion operation control bit (ADSTART) is reset. The end of conversion condition can be identified by monitoring ADENDF. Setting ADIE causes an interrupt request to vector address 0043H to be generated at the end of conversion.
- 6) The conversion time is doubled in the following cases:
 - The AD conversion is carried out in the 12-bit AD conversion mode for the first time after a system reset.
 - The AD conversion is carried out for the first time after the AD conversion mode is switched from 8-bit to 12-bit AD conversion mode.The time determined by the "Conversion time calculation formulas" becomes the conversion time for the second and subsequent conversions or for the AD conversions that are carried out in the 8-bit AD conversion mode.
- 7) The conversion results data contains some errors (quantization error + combination error). Be sure to use only valid conversion results while referring to the latest "SANYO Semiconductor Data Sheet."
- 8) Make sure that only input voltages that fall within the specified range are supplied to pins P00/AN0 to P07/AN7, P70/AN8, P71/AN9, XT1/AN10, XT2/AN11, CF1/AN12, and CF2/AN13. Application of a voltage greater than VDD or lower than VSS to an input pin may exert adverse influences on the converted value of the channel in question or other channels.
- 9) Take the following measures to prevent reduction in conversion accuracy due to noise interferences:
 - Be sure to add external bypass capacitors several μF and thousands pF near the VDD1 and VSS1 pins (as close as as possible, desirably 5 mm or less).
 - Add external low-pass (RC) filters or capacitors, most suitable for noise reduction, immediately close to the analog input pins. To avert the adverse coupling influences, use a ground that is free of noise interferences as the ground for the capacitors (rough standard values are: $R = \text{less than } 5 \text{ k}\Omega$, $C = 1000 \text{ pF to } 0.1\mu\text{F}$).
 - Do not lay analog signal lines close to, in parallel with, or in a crossed arrangement with digital pulse signal lines or signal lines in which large current changes can occur. Shield both ends of analog signal lines with noise-free ground shields.
 - Make sure that no digital pulses are applied to or generated out of pins adjacent to the analog input pin that is being subject to conversion.
 - Correct conversion results may not be obtained because of noise interferences if the state of port outputs is changing. To minimize the adverse influences of noise interferences, it is necessary to keep the line resistance across the power supply and the VDD pins of the microcontroller at minimum. This should be kept in mind when designing an application circuit.

- Adjust the amplitudes of the voltage at the oscillator pin and the I/O voltages at the other pins so that they fall within the voltage range between VDD and VSS.
- 10) To obtain valid conversion data, perform conversion operations on the input several times, discard the maximum and minimum values of the conversion results, and take an average of the remaining data.

3.17 Infrared Remote Control Receiver Circuit 2 (REMOREC2)

3.17.1 Overview

This series of microcontrollers is equipped with an infrared remote control receiver circuit 2 (REMOREC2) that has the following features and functions:

- 1) Noise filtering
- 2) Supports 5 receive formats.
 - Receive format A

| | |
|----------------------|-----------------------------------|
| Guide pulse | : Half clock |
| Data encoding system | : PPM (Pulse Position Modulation) |
| Stop bits | : No |
 - Receive format B (supporting repeat code reception)

| | |
|----------------------|---------|
| Guide pulse | : Clock |
| Data encoding system | : PPM |
| Stop bits | : Yes |
 - Receive format C

| | |
|----------------------|--------|
| Guide pulse | : None |
| Data encoding system | : PPM |
| Stop bits | : Yes |
 - Receive format D

| | |
|----------------------|---------------------|
| Guide pulse | : No |
| Data encoding system | : Manchester coding |
| Stop bits | : No |
 - Receive format E

| | |
|----------------------|---------------------|
| Guide pulse | : Clock |
| Data encoding system | : Manchester coding |
| Stop bits | : No |
- 3) X'tal HOLD mode release function

3.17.2 Functions

- 1) Remote control receive function

The REMOREC2 tests the pulses of the remote control signal input from the P73/RMIN pin using the clock output from the prescaler (RM2CKPR) which counts the 1 to 128 Tcyc or subclock oscillation source (the RM2CK reference clock is selected out of 8 sources) to identify the data as 0, 1, or error. The data that is found normal is stored in the remote control receive shift register (RM2SFT). Every time 8 bits of data are stored in the register, the 8 bits are transferred to the remote control receive data register (RM2RDT). At this moment, the data transfer flag is set. The end of reception flag is set when the end of receive format condition is detected.
- 2) Interrupt generation

An interrupt request to vector address 0013H is generated when an interrupt request occurs in the remote control receiver circuit provided that the interrupt request enable bit is set. The remote control receiver circuit can generate the following four types of interrupt requests:

- (1) Guide pulse detection
 - (2) Receive data test error
 - (3) RM2SFT-to-RM2RDT data transfer
 - (4) End of reception
- 3) X'tal HOLD mode operation and X'tal HOLD mode release function
- The remote control receiver circuit is enabled for operation by setting bits 2 and 1 of the power control register (PCON) after the circuit is started for receive operation with RM2CK being selected as the subclock oscillation source.
- The X'tal HOLD mode can also be released by making use of the interrupt from the remote control receiver circuit. This function makes it possible to realize low power intermittent current operation.
- 4) It is necessary to manipulate the following special function registers to control the infrared remote control receiver circuit 2 (REMOREC2):
- RM2CNT, RM2INT, RM2SFT, RM2RDT, RM2CTPR, RM2GPW, RM2DT0W, RM2DT1W, RM2XHW, P7

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| FEC7 | 0000 0000 | R/W | RM2CNT | RM2RUN | RM2FMT2 | RM2FMT1 | RM2FMT0 | RM2DINV | RM2CK2 | RM2CK1 | RM2CK0 |
| FEC8 | 0000 0000 | R/W | RM2INT | RM2GPOK | RM2GPIE | RM2DERR | RM2ERIE | RM2SFUL | RM2SFIE | RM2REND | RM2ENIE |
| FEC9 | 0000 0000 | R | RM2SFT | RM2SFT7 | RM2SFT6 | RM2SFT5 | RM2SFT4 | RM2SFT3 | RM2SFT2 | RM2SFT1 | RM2SFT0 |
| FECA | XXXX XXXX | R | RM2RDT | RM2RDT7 | RM2RDT6 | RM2RDT5 | RM2RDT4 | RM2RDT3 | RM2RDT2 | RM2RDT1 | RM2RDT0 |
| FECB | 0000 0000 | R/W | RM2CTPR | RM2GPR1 | RM2GPR0 | RM2DPR1 | RM2DPR0 | RM2HOLD | RM2BCT2 | RM2BCT1 | RM2BCT0 |
| FECC | 0000 0000 | R/W | RM2GPW | RM2GPH3 | RM2GPH2 | RM2GPH1 | RM2GPH0 | RM2GPL3 | RM2GPL2 | RM2GPL1 | RM2GPL0 |
| FECD | 0000 0000 | R/W | RM2DT0W | RM2D0H3 | RM2D0H2 | RM2D0H1 | RM2D0H0 | RM2D0L3 | RM2D0L2 | RM2D0L1 | RM2D0L0 |
| FECE | 0000 0000 | R/W | RM2DT1W | RM2D1H3 | RM2D1H2 | RM2D1H1 | RM2D1H0 | RM2D1L3 | RM2D1L2 | RM2D1L1 | RM2D1L0 |
| FECF | 0H00 0000 | R/W | RM2XHW | RM2RDIR | - | RM2D1H4 | RM2D1L4 | RM2D0H4 | RM2D0L4 | RM2GPH4 | RM2GPL4 |

3.17.3 Circuit Configuration

3.17.3.1 Remote control receive control register (RM2CNT) (8-bit register)

- 1) The remote control receive control register controls the remote control receive operation.

3.17.3.2 Remote control receive interrupt control register (RM2INT) (8-bit register)

- 1) The remote control receive interrupt control register controls the processing of remote control receive interrupts.
- 2) When the REMOREC2 starts receive operation with RM2CK selected as the subclock oscillation source, the X'tal HOLD mode of the microcontroller can be released using the interrupt occurring in the REMOREC2 circuit.

3.17.3.3 Remote control receive shift register (RM2SFT) (8-bit shift register)

- 1) The RM2SFT is an 8-bit shift register used for storing remote control receive data.
- 2) The direction in which receive data is stored (LSB first or MSB first) is determined by the value of RM2RDIR (RM2XHW, bit 7).
- 3) Data is transferred from RM2SFT to RM2RDT each time this register is loaded with 8 bits of receive data. This register is also used to read the last less-than 8-bit receive data.

REMOREC2

- 4) RM2SFT is reset when one of the following conditions occurs:
 - (1) The receive operation is stopped (RM2RUN = 0).
 - (2) A guide pulse is received normally after the beginning or resumption of a receive operation when RM2FMT2 through RM2FMT0 (RM2CNT, bits 6 to 4) are set to give a value of 0, 1, or 4.
 - (3) The first rising edge (assuming that the input polarity is set to "positive phase") is detected after the beginning or resumption of a receive operation when RM2FMT2 through RM2FMT0 are set to 2, or 3.
 - (4) A RM2SFT-to-RM2RDT data transfer occurs

3.17.3.4 Remote control receive data register (RM2RDT) (8-bit register)

- 1) The remote control receive data register is an 8-bit register that holds the data received from the remote control.
- 2) The initial value of this register is unpredictable. The contents of the RM2SFT are transferred to this register each time 8 bits of receive data are loaded in the RM2SFT.

3.17.3.5 Remote control receive bit counter & prescaler setup register (RM2CTPR) (3-bit counter + 5-bit register)

- 1) This register consists of a 3-bit up counter (RM2BCT) that counts the number of data bits received from the remote control, a flag (RM2HOLD) that signals the suspension and resumption of the next receive operation, and the bits that defines the count value (RM2GPR1,0/RM2DPR1,0) of RM2CKPR in the guide pulse or data pulse receive mode.
- 2) The RM2BCT starts counting up when the remote control input signal is identified as 0 or 1. When the receive operation is completed, the number of last less-than-8-bit data bits can be obtained by reading the value of RM2BCT.

The RM2BCT is reset when:

- (1) The remote control receive operation is stopped (RM2RUN set to 0).
- (2) RM2FMT2 through RM2FMT0 are set to give a value of 0, 1, or 4 and a guide pulse is received normally following the initiation or resumption of a receive operation.
- (3) RM2FMT2 through RM2FMT0 are set to give a value of 2 or 3 and the first rising edge is detected (assuming that the input polarity is set to "positive phase") following the initiation or resumption of a receive operation.
- 3) The value of RM2GPR1 and RM2GPR0 exert no influence on the receive operation if RM2FMT2 through RM2FMT0 are set to 2 or 3.

3.17.3.6 Remote control receive prescaler (RM2CKPR) (5-bit counter)

- 1) The remote control receive prescaler is a 5-bit up-counter that generates a count clock to the pulse width measuring counter (RM2MJCT).
- 2) The counter counts up on the RM2CK that is selected by the value of RM2CK2 through RM2CK0 (RM2CNT, bits 2 through 0).
- 3) The RM2CKPR uses different count setup registers when receiving the guide pulse and the data pulse. The count is set up by RM2GPR1 and RM2GPR0 (RM2CTPR, bits 7 and 6) or RM2DPR1 and RM2DPR0 (RM2CTPR, bits 5 and 4).

A count clock to RM2MJCT is generated every one of the counts listed below.

*** Count clock to the RM2MJCT in the guide pulse or data pulse receive mode**

When "RM2FMT2 through RM2FMT0 = 0 to 2" is selected.

| RM2GPR1/ RM2DPR1 | RM2GPR0/ RM2DPR0 | RM2CKPR Count Value |
|---------------------|---------------------|---------------------|
| 0 | 0 | 4 |
| 0 | 1 | 8 |
| 1 | 0 | 16 |
| 1 | 1 | 32 |

When "RM2FMT2 through RM2FMT0 = 3 or 4" is selected.

| RM2GPR1/ RM2DPR1 | RM2GPR0/ RM2DPR0 | RM2CKPR Count Value |
|---------------------|---------------------|---------------------|
| 0 | 0 | 2 |
| 0 | 1 | 4 |
| 1 | 0 | 8 |
| 1 | 1 | 16 |

3.17.3.7 Remote control receive guide pulse width setup register (RM2GPW) (8-bit register)

- 1) The remote control receive guide pulse width setup register is an 8-bit register that defines the width of the guide pulse.
- 2) The values of this register exerts no influence on the receive operation when RM2FMT2 through RM2FMT0 are set to give a value of 2 or 3.

3.17.3.8 Remote control receive data 0 pulse width setup register (RM2DT0W) (8-bit register)

- 1) The remote control receive data 0 pulse width setup register is an 8-bit register that defines the width of the data 0 pulse and timings 1 and 2.

3.17.3.9 Remote control receive data 1 pulse width setup register (RM2DT1W) (8-bit register)

- 1) The remote control receive data 1 pulse width setup register is an 8-bit register that defines the width of the data 1 pulse and timings 3 and 4.

3.17.3.10 Remote control receive guide pulse & data pulse width high byte setup register (RM2XHW) (7-bit register)

- 1) The remote control receive guide pulse & data pulse width high byte setup register is a 7-bit register that defines the width of the guide pulse and data pulse and sets the highest bit of timings 1 through 4. It is also used to control the direction in which data is loaded in RM2SFT.

3.17.3.11 Remote control receive pulse width measurement counter (RM2MJCT) (5-bit counter)

- 1) The remote control receive pulse width measurement counter is a 5-bit up-counter used to measure the pulse width of the remote control input signal and to generate timing signals.
- 2) It counts up on the count clock output from the RM2CKPR.


Note: See the subsection entitled "Operation of the remote control receiver circuit" for the operation of the REMOREC2 in various receive format mode.

3.17.3.12 Remote control receive noise filter (RM2NFLT)

- 1) The remote control receive noise filter rejects occurrences of the remote control input signals whose width is less than a predetermined duration as noises.
- 2) When the REMOREC2 is running (RM2RUN set to 1), the remote control input signal is always sampled at RM2CK. The input signal is processed by the circuit as a valid signal if its signal levels remain the same while four samples are obtained. If the input signal width is less than " $RM2CK \times 4$," the remote control input signal is rejected as noise and the REMOREC2 continues operation while preserving the state of the old signal in the circuit.

* Noise cancellation width
Less than $RM2CK \times 4$

Note: The noise cancellation width may vary by a maximum factor of " $-RM2CK \times 1$ " depending on the timing at which the remote control input signal is sampled in the circuit.



**Figure 3.17.1 Infrared Remote Control Receiver Circuit 2 Block Diagram
 (RM2FMT2 - 0 = 0 - 2)**

3.17.4 Related Registers

3.17.4.1 Remote control receive control register (RM2CNT)

- 1) The remote control receive control register is an 8-bit register that controls the operation of the remote control receiver circuit.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|--------|---------|---------|---------|---------|--------|--------|--------|
| FEC7 | 0000 0000 | R/W | RM2CNT | RM2RUN | RM2FMT2 | RM2FMT1 | RM2FMT0 | RM2DINV | RM2CK2 | RM2CK1 | RM2CK0 |

RM2RUN (bit 7): REMOREC2 receive control

Setting this bit to 0 stops the operation of the remote control receiver circuit.

When this bit is set to 1, the remote control receiver circuit starts operation and waits for the remote control input signal.

RM2FMT2 (bit 6):

RM2FMT1 (bit 5): REMOREC2 receive format select

RM2FMT0 (bit 4):

| RM2FMT2 | RM2FMT1 | RM2FMT0 | Format |
|---------|---------|---------|--|
| 0 | 0 | 0 | <u>Receive format A</u> <ul style="list-style-type: none"> Guide pulse: Half clock Data encoding system: PPM Stop bits: No |
| 0 | 0 | 1 | <u>Receive format B</u> <ul style="list-style-type: none"> Guide pulse: Clock Data encoding system: PPM Stop bits: Yes |
| 0 | 1 | 0 | <u>Receive format C</u> <ul style="list-style-type: none"> Guide pulse: None Data encoding system: PPM Stop bits: Yes |
| 0 | 1 | 1 | <u>Receive format D</u> <ul style="list-style-type: none"> Guide pulse: None Data encoding system: Manchester coding Stop bits: No |
| 1 | 0 | 0 | <u>Receive format E</u> <ul style="list-style-type: none"> Guide pulse: Clock Data encoding system: Manchester coding Stop bits: No |

- * Any value other than those listed above is inhibited.
- * See the subsection entitled "Operation of the remote control receiver circuit" for the operation of the REMOREC2 in various receive format modes.

RM2DINV (bit 3): REMOREC2 receive input polarity control

This bit must be set to 0 when the remote control input signal is a positive phase signal.

This bit must be set to 1 when the input signal is a negative phase signal.

- * The REMOREC2 starts receive processing assuming the detection of a start edge immediately when it is activated if the positive phase input mode is specified for the high level of the remote control input signal or if the negative phase input mode is specified for the low level of the remote control input signal.

REMOREC2

RM2CK2 (bit 2):

RM2CK1 (bit 1): REMOREC2 receive base clock (RM2CK) select

RM2CK0 (bit 0):

| RM2CK2 | RM2CK1 | RM2CK0 | Base Clock (RM2CK) |
|--------|--------|--------|-----------------------------|
| 0 | 0 | 0 | 4 Tcyc |
| 0 | 0 | 1 | 8 Tcyc |
| 0 | 1 | 0 | 16 Tcyc |
| 0 | 1 | 1 | 32 Tcyc |
| 1 | 0 | 0 | 64 Tcyc |
| 1 | 0 | 1 | 128 Tcyc |
| 1 | 1 | 0 | Subclock source oscillation |
| 1 | 1 | 1 | 1 Tcyc |

Notes:

- The registers in the remote control receiver circuit must be set up when RM2RUN is set to 0 (operation stopped).
- When releasing the X'tal HOLD mode, set the RM2CK to "subclock source oscillation." The REMOREC2 will not run with any other RM2CK setting in the X'tal HOLD mode since the cycle clock is stopped in the X'tal HOLD mode.

3.17.4.2 Remote control receive interrupt control register (RM2INT)

- 1) The remote control receive interrupt control register is an 8-bit register that controls the handling of interrupts occurring in the remote control receiver circuit.
- 2) This register allows the X'tal HOLD mode to be released by an interrupt occurring in the remote control receiver circuit provided that the REMOREC2 is started for receive processing with the RM2CK set to "subclock source oscillation."

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|---------|---------|---------|---------|---------|---------|---------|---------|
| FEC8 | 0000 0000 | R/W | RM2INT | RM2GPOK | RM2GPIE | RM2DERR | RM2ERIE | RM2SFUL | RM2SFIE | RM2REND | RM2ENIE |

RM2GPOK (bit 7): Guide pulse receive flag

This bit is set when the REMOREC2 receives a guide pulse normally in a receive format that is specified by setting RM2FMT2 through RM2FMT0 to 0, 1, or 4.

This flag must be cleared with an instruction.

RM2GPIE (bit 6): Guide pulse receive interrupt request enable control

When this bit and RM2GPOK are set to 1, an X'tal HOLD mode release signal and an interrupt request to vector address 0013H are generated.

RM2DERR(bit 5): Receive data error flag

This bit is set when an error is detected while testing the received data.

This flag must be cleared with an instruction.

RM2ERIE (bit 4): Receive data error interrupt request enable control

When this bit and RM2DERR are set to 1, an X'tal HOLD mode release signal and an interrupt request to vector address 0013H are generated.

RM2SFUL (bit 3): Receive shift register FULL flag

This bit is set when the 8 data bits loaded in RM2SFT are transferred from RM2SFT to RM2RDT.
This flag must be cleared with an instruction.

RM2SFIE (bit 2): Receive shift register FULL interrupt request enable control

When this bit and RM2SFUL are set to 1, an X'tal HOLD mode release signal and an interrupt request to vector address 0013H are generated.

RM2REND (bit 1): End of reception flag

This bit is set when the end of the receive format conditions are detected.
This flag must be cleared with an instruction.

RM2ENIE (bit 0): End of reception interrupt request enable control

When this bit and RM2REND are set to 1, an X'tal HOLD mode release signal and an interrupt request to vector address 0013H are generated.

Notes:

- RM2GPOK is not set when RM2FMT2 through RM2FMT0 are set to give a value of 2 or 3.

3.17.4.3 Remote control receive shift register (RM2SFT)

- 1) The remote control receive shift register is an 8-bit shift register used to receive data from the remote control.
- 2) The data loading direction (LSB first or MSB first) is determined by the value of RM2RDIR.
- 3) Since the contents of this register are transferred to RM2RDT from RM2SFT each time 8 bits of receive data are loaded in the RM2SFT, this register is also used to read the last less-than-8-bit receive data.
- 4) RM2SFT is reset when one of the following conditions occurs:
 - (1) The receive operation is stopped (RM2RUN = 0).
 - (2) A guide pulse is received normally after the beginning or resumption of a receive operation when RM2FMT2 through RM2FMT0 are set to 0, 1, or 4.
 - (3) The first rising edge (assuming that the input polarity is set to "positive phase") is detected after the beginning or resumption of a receive operation when RM2FMT2 through RM2FMT0 are set to 2, or 3.
 - (4) A RM2SFT-to-RM2RDT data transfer occurs.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|---------|---------|---------|---------|---------|---------|---------|---------|
| FEC9 | 0000 0000 | R | RM2SFT | RM2SFT7 | RM2SFT6 | RM2SFT5 | RM2SFT4 | RM2SFT3 | RM2SFT2 | RM2SFT1 | RM2SFT0 |

Note:

- Before reading this register, make sure that the value of RM2REND is set to 1 (End of reception).

3.17.4.4 Remote control receive data register (RM2RDT)

- 1) The remote control receive data register is an 8-bit register that holds the data received from the remote control.
- 2) The initial value of this register is unpredictable. Each received data block of 8 bits is transferred from RM2SFT to RM2RDT.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|---------|---------|---------|---------|---------|---------|---------|---------|
| FECA | XXXX XXXX | R | RM2RDT | RM2RDT7 | RM2RDT6 | RM2RDT5 | RM2RDT4 | RM2RDT3 | RM2RDT2 | RM2RDT1 | RM2RDT0 |

Note:

- Before reading this register, make sure that the value of RM2SFUL is set to 1 (Data transfer detected).

REMOREC2

3.17.4.5 Remote control receive bit counter & prescaler setup register (RM2CTPR)

- 1) This register consists of a 3-bit up counter (RM2BCT) that counts the number of data bits received from the remote control, a flag (RM2HOLD) that signals the suspension and resumption of the next receive operation, and the bits that define the count value (RM2GPR1,0/RM2DPR1,0) of RM2CKPR in the guide pulse or data pulse receive mode.
- 2) The RM2BCT starts counting up when the remote control input signal is identified as 0 or 1. When the receive operation is completed, the number of last less-than-8-bit data bits can be obtained by reading the value of RM2BCT.

The RM2BCT is reset when:

- (1) The remote control receive operation is stopped (RM2RUN set to 0).
- (2) RM2FMT2 through RM2FMT0 are set to give a value of 0, 1, or 4 and a guide pulse is received normally following the initiation or resumption of a receive operation.
- (3) RM2FMT2 through RM2FMT0 are set to give a value of 2 or 3 and the first rising edge is detected (assuming that the input polarity is set to "positive phase") following the initiation or resumption of a receive operation
- 3) Bits 3 to 0 of this register is read-only.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| FECB | 0000 0000 | R/W | RM2CTPR | RM2GPR1 | RM2GPR0 | RM2DPR1 | RM2DPR0 | RM2HOLD | RM2BCT2 | RM2BCT1 | RM2BCT0 |

RM2GPR1 (bit 7): RM2CKPR count select when receiving guide pulse

RM2GPR0 (bit 6):

RM2DPR1 (bit 5): RM2CKPR count select when receiving data pulse

RM2DPR0 (bit 4):

When "RM2FMT2 through RM2FMT0 = 0 to 2" is selected.

| RM2GPR1 /RM2DPR1 | RM2GPR0 /RM2DPR0 | RM2CKPR Count Value |
|---------------------|---------------------|---------------------|
| 0 | 0 | 4 |
| 0 | 1 | 8 |
| 1 | 0 | 16 |
| 1 | 1 | 32 |

When "RM2FMT2 through RM2FMT0 = 3 or 4" is selected.

| RM2GPR1 /RM2DPR1 | RM2GPR0 /RM2DPR0 | RM2CKPR Count Value |
|---------------------|---------------------|---------------------|
| 0 | 0 | 2 |
| 0 | 1 | 4 |
| 1 | 0 | 8 |
| 1 | 1 | 16 |

RM2HOLD (bit 3): Receive operation suspend/resume flag

This bit is set and the REMOREC2 suspends the receive operation at the end of a receive operation. Then, the REMOREC2 does not perform another receive operation even when a next remote control signal is input.

This bit is cleared and the REMOREC2 resumes the receive operation when the RM2SFT is read. This bit is also cleared when the receive operation is stopped (RM2RUN set to 0).

RM2BCT2 (bit 2):**RM2BCT1 (bit 1): Receive data counter****RM2BCT0 (bit 0):**

The REMOREC2 allows the number of last less-than-8-bit data block to be read at the end of a receive operation. From this value, the user can identify the number of valid received data bits that are left in the RM2SFT.

Note:

- The value that is set in RM2GPR1 and RM2GPR0 will exert no influence on the receive operation when RM2FMT2 through RM2FMT0 are set to give a value of 2 or 3.

3.17.4.6 Remote control receive guide pulse width setup register (RM2GPW)

- 1) The remote control receive guide pulse width setup register is an 8-bit register that defines the width of the guide pulse.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|---------|---------|---------|---------|---------|---------|---------|---------|
| FECC | 0000 0000 | R/W | RM2GPW | RM2GPH3 | RM2GPH2 | RM2GPH1 | RM2GPH0 | RM2GPL3 | RM2GPL2 | RM2GPL1 | RM2GPL0 |

Note:

- The value of this register exerts no influence on the receive operation when RM2FMT2 through RM2FMT0 are set to give a value of 2 or 3.

3.17.4.7 Remote control receive data 0 pulse width setup register (RM2DT0W)

- 1) The remote control receive data 0 pulse width setup register is an 8-bit register that defines the width of the data 0 pulse or timings 1 and 2.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| FECD | 0000 0000 | R/W | RM2DT0W | RM2D0H3 | RM2D0H2 | RM2D0H1 | RM2D0H0 | RM2D0L3 | RM2D0L2 | RM2D0L1 | RM2D0L0 |

3.17.4.8 Remote control receive data 1 pulse width setup register (RM2DT1W)

- 1) The remote control receive data 1 pulse width setup register is an 8-bit register that defines the width of the data 1 pulse or timings 3 and 4.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| FECE | 0000 0000 | R/W | RM2DT1W | RM2D1H3 | RM2D1H2 | RM2D1H1 | RM2D1H0 | RM2D1L3 | RM2D1L2 | RM2D1L1 | RM2D1L0 |

3.17.4.9 Remote control receive guide pulse & data pulse width high byte setup register (RM2XHW)

- 1) The remote control receive guide pulse & data pulse width high byte setup register is a 7-bit register that defines the width of the guide pulse and data pulse or sets the highest bit of timings 1 through 4. It is also used to control the direction in which data is loaded in RM2SFT.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|---------|------|---------|---------|---------|---------|---------|---------|
| FECE | 0H00 0000 | R/W | RM2XHW | RM2RDIR | - | RM2D1H4 | RM2D1L4 | RM2D0H4 | RM2D0L4 | RM2GPH4 | RM2GPL4 |

RM2RDIR (bit 7): Remote control receive shift register loading data direction control

When this bit is set to 0, the data received by the remote control is loaded into the RM2SFT on an LSB first basis.

When this bit is set to 1, the data received by the remote control is loaded into the RM2SFT on an MSB first basis.

RM2D1H4 to RM2D1H0 (RM2XHW, bit 5 and RM2DT1W, bits 7 to 4)

These bits are used to define the higher side of the data 1 pulse width or to generate timing 4.

REMOREC2

RM2D1L4 to RM2D1L0 (RM2XHW, bit 4 and RM2DT1W, bits 3 to 0)

These bits are used to define the lower side of the data 1 pulse width or to generate timing 3.

RM2D0H4 to RM2D0H0 (RM2XHW, bit 3 and RM2DT0W, bits 7 to 4)

These bits are used to define the higher side of the data 0 pulse width or to generate timing 2.

RM2D0L4 to RM2D0L0 (RM2XHW, bit 2 and RM2DT0W, bits 3 to 0)

These bits are used to define the lower side of the data 0 pulse width or to generate timing 1.

RM2GPH4 to RM2GPH0 (RM2XHW, bit 1 and RM2GPW, bits 7 to 4)

These bits are used to define the higher side of the guide pulse width.

RM2GPL4 to RM2GPL0 (RM2XHW, bit 0 and RM2GPW, bits 3 to 0)

These bits are used to define the lower side of the guide pulse width.

Note:

- *See the subsection entitled "Operation of the remote control receiver circuit" for the operation of the REMOREC2 in various receive format modes.*


3.17.5 Remote Control Receiver Circuit Operation

3.17.5.1 Receive operation when "receive format A" is specified

- Receive format A outline

| | |
|----------------------|--------------|
| Guide pulse | : Half clock |
| Data encoding system | : PPM |
| Stop bits | : No |

* Example of a receive format A receive operation (positive phase input)



* Setting up the receive format A criterion values

- 1) Check the pulse width (from rising edge to falling edge) of the guide pulse.

RM2CK in guide pulse receive mode =

$(\text{Period selected by RM2CK2 to RM2CK0}) \times (\text{Count value selected by RM2GPR1, RM2GPR0})$

Guide pulse criterion value =

$(\text{Value given by RM2GPL4 to RM2GPL0} + 1) \times \text{RM2CK}$ or greater to $(\text{Value given by RM2GPH4 to RM2GPH0} + 1) \times \text{less than RM2CK}$

Note: The register values must be such that value given by RM2GPL4 to RM2GPL0 < value given by RM2GPH4 to RM2GPH0.

- 2), 3) Check the pulse width (from falling edge to falling edge) of data 0 and 1.

RM2CK in data pulse receive mode =

$(\text{Period selected by RM2CK2 to RM2CK0}) \times (\text{Count value selected by RM2DPR1, RM2DPR0})$

Data 0 criterion value =

$(\text{Value given by RM2D0L4 to RM2D0L0} + 1) \times \text{RM2CK}$ or greater to $(\text{Value given by RM2D0H4 to RM2D0H0} + 1) \times \text{less than RM2CK}$

Data 1 criterion value =

$(\text{RM2D1L4 to RM2D1L0} + 1) \times \text{RM2CK}$ or greater to $(\text{Value given by RM2D1H4 to RM2D1H0} + 1) \times \text{less than RM2CK}$

Note: The register values must be such that value given by RM2D0L4 to RM2D0L0 < value given by RM2D0H4 to RM2D0H0 \leq value given by RM2D1L4 to RM2D1L0 < value given by RM2D1H4 to RM2D1H0.

- 4) Detect an end of reception condition (from falling edge to overflow of data 1 criterion value).

End of reception detection = $(\text{Value given by RM2D1H4 to RM2D1H0} + 1) \times \text{RM2CK}$ or greater

Note: The minimum criterion value is RM2CK \times 8. The interval between the low and high values of guide and data pulses must be set up at intervals of RM2CK \times 8 or greater.

REMOREC2

* Receive format A receive operation


- (1) The REMOREC2 remains idle in the wait state until it receives a guide pulse normally. When the guide pulse falls within the valid criterion value range, the REMOREC2 resets the RM2MJCT and sets the RM2GPOK flag, then starts checking for the next data pulse. At this time, RM2SFT and RM2BCT are reset.
- (2) When the data pulse falls within the valid criterion value range, the REMOREC2 resets the RM2MJCT and loads the data (0/1) into the RM2SFT. The data from the RM2SFT is transferred to the RM2RDT every time the REMOREC2 receives 8 bits of data. At this moment, the REMOREC2 sets the RM2SFUL flag and resets the RM2SFT.
- (3) If the data pulse goes out of the valid criterion value range, the REMOREC2 sets the RM2DERR flag and returns into the idle state, waiting for a guide pulse.
- (4) The number of received data bits is counted by the RM2BCT. When receiving the number of data bits that is not an integral multiple of 8, the REMOREC2 references this value at the end of reception to determine the number of valid data bits in the RM2SFT.
- (5) When the REMOREC2 detects the end of reception condition, it sets the RM2REND and RM2HOLD flags and suspends operation. Subsequently, when the RM2SFT is read, the REMOREC2 clears the RM2HOLD flag and enters the idle state, waiting for a guide pulse (resuming the receive operation).

3.17.5.2 Receive operation when "receive format B" is specified

• Receive format B outline

| | |
|----------------------|---------|
| Guide pulse | : Clock |
| Data encoding system | : PPM |
| Stop bits | : Yes |

* Example of a receive format B receive operation (positive phase input)



* Setting up the receive format B criterion values

- 1) Check the pulse width (from rising edge to rising edge) of the guide pulse.
 - 2), 3) Check the pulse width (from rising edge to rising edge) of data 0 and 1.
 - 4) Detect an end of reception condition (from rising edge to overflow of data 1 criterion value).
- The criterion values are the same as those for the receive format A.

* Receive format B receive operation


The REMOREC2 takes the same actions for receive format B as for receive format A. Refer to receive format A receive operation.

3.17.5.3 Receive operation when "receive format C" is specified

- Receive format C outline

| | |
|----------------------|-------|
| Guide pulse | : No |
| Data encoding system | : PPM |
| Stop bits | : Yes |

*** Example of a receive format C receive operation (positive phase input)**



*** Setting up the receive format C criterion values**

- 2), 3) Check the pulse width (from rising edge to rising edge) of data 0 and 1.
 - 4) Detect an end of reception condition (from rising edge to overflow of data 1 criterion value).
- The criterion values are the same as those for the receive format A.

*** Receive format C receive operation**


- (1) When the REMOREC2 detects the first rising edge of the remote control signal at the beginning or resumption of a receive operation, it resets the RM2SFT and RM2BCT.
- (2) When the data pulse falls within the valid criterion value range, the REMOREC2 resets the RM2MJCT and loads the data (0/1) into the RM2SFT. The data from the RM2SFT is transferred to the RM2RDT every time the REMOREC2 receives 8 bits of data. At this moment, the REMOREC2 sets the RM2SFUL flag and resets the RM2SFT.
- (3) If the data pulse goes out of the valid criterion value range, the REMOREC2 sets the RM2DERR flag and returns into the idle state, waiting for a next rising edge.
- (4) The number of received data bits is counted by the RM2BCT. When receiving the number of data bits that is not an integral multiple of 8, the REMOREC2 references this value at the end of reception to determine the number of valid data bits in the RM2SFT.
- (5) When the REMOREC2 detects the end of reception condition, it sets the RM2REND and RM2HOLD flags and suspends operation. Subsequently, when the RM2SFT is read, the REMOREC2 clears the RM2HOLD flag and enters the idle state, waiting for a next rising edge (resuming the receive operation).

3.17.5.4 Receive operation when "receive format D" is specified

• Receive format D outline

| | |
|----------------------|--------------|
| Guide pulse | : No |
| Data encoding system | : Manchester |
| Stop bits | : No |

* Example of a receive format D receive operation (positive phase input)



* Setting up the receive format D timings

The REMOREC2 generates four timing signals to check for the reception of a remote control signal.

Timing 1 (sampling) = $(\text{Value given by RM2D0L4 to RM2D0L0} + 1) \times \text{RM2CK}$

Timing 2 (data identification) = $(\text{Value given by RM2D0H4 to RM2D0H0} + 1) \times \text{RM2CK}$

Timing 3 (sampling) = $(\text{Value given by RM2D1L4 to RM2D1L0} + 1) \times \text{RM2CK}$

Timing 4 (detecting end of reception) = $(\text{Value given by RM2D1H4 to RM2D1H0} + 1) \times \text{RM2CK}$ or greater

The remote control signal is sampled at timings 1 and 3. The resultant two data bits are tested for 0, 1, and error conditions.

Note: The register values must be such that value given by RM2D0L4 to RM2D0L0 < value given by RM2D0H4 to RM2D0H0 < value given by RM2D1L4 to RM2D1L0 < value given by RM2D1H4 to RM2D1H0.

Note: The minimum criterion value is $\text{RM2CK} \times 4$. The interval between timings 1 to 4 must be set up at intervals of $\text{RM2CK} \times 4$ or greater.

* Receive format D receive operation

- When the REMOREC2 detects the first rising edge of the remote control signal at the beginning or resumption of a receive operation, it resets the RM2SFT and RM2BCT.
- At timing 1, the REMOREC2 samples the remote control signal.
- At timing 2, the REMOREC2 tests and identifies the data that are sampled in steps (2) and (6). When identifying the first data, the REMOREC2 identifies it as data 1 if an H is sampled at timing 1 (a data error is identified if an L is sampled).
- If the data is identified as 0 or 1, it (0/1) is loaded into the RM2SFT. The data from the RM2SFT is transferred to the RM2RDT every time the REMOREC2 receives 8 bits of data. At this moment, the REMOREC2 sets the RM2SFUL flag and resets the RM2SFT.
- If the data is identified as error, the REMOREC2 sets the RM2DERR flag and returns into the idle state, waiting for a next rising edge.
- At timing 3, the REMOREC2 samples the remote control signal. If the REMOREC2 detects an edge after starting the detection of an edge at this timing and before timing 4, it resets the RM2MJCT and returns to step (2).


- (7) When the REMOREC2 detects the end of reception condition, it sets the RM2REND and RM2HOLD flags and suspends operation. Subsequently, when the RM2SFT is read, the REMOREC2 clears the RM2HOLD flag and enters the idle state, waiting for a next rising edge (resuming the receive operation).

3.17.5.5 Receive operation when "receive format E" is specified

- Receive format E outline

| | |
|----------------------|--------------|
| Guide pulse | : Yes |
| Data encoding system | : Manchester |
| Stop bits | : No |

* Example of a receive format E receive operation (positive phase input)



* Setting up the receive format E criterion values / timings

The procedure for setting up the guide pulse criterion values for receive format E is identical to that for receive format B.

The procedure for setting up the data pulse receive timings for receive format E is identical to that for receive format D.

Note: The minimum criterion value is $RM2CK \times 4$. The interval between upper and lower guide pulse must be set up at intervals of $RM2CK \times 4$ or greater.

* Receive format E receive operation

- (1) The REMOREC2 remains in the idle state until it receives a guide pulse normally. When the guide pulse falls within the valid criterion value range, the REMOREC2 resets the RM2MJCT and sets the RM2GPOK flag, then starts checking for the next data pulse. At this time, the RM2SFT and RM2BCT are reset.
- (2) At timing 1 in step 2), the REMOREC2 samples the remote control signal. If the REMOREC2 detects an edge after starting the detection of an edge at this timing and before timing 3, it resets the RM2MJCT and proceeds with the next step (a data error is identified if no edge is detected).
- (3) At timing 1 in step 3) or 8), the REMOREC2 samples the remote control signal.
- (4) At timing 2 in step 3) or 8), the REMOREC2 tests the data that is sampled in step (2) or (7), (3).
- (5) If the data is identified as 0 or 1, it (0/1) is loaded into the RM2SFT. The data from the RM2SFT is transferred to the RM2RDT every time the REMOREC2 receives 8 bits of data. At this moment, the REMOREC2 sets the RM2SFUL flag and resets the RM2SFT.
- (6) If the data is identified as error, the REMOREC2 sets the RM2DERR flag and returns into the idle state, waiting for a guide pulse.

REMOREC2

- (7) At timing 3 in step 3) or 8), the REMOREC2 samples the remote control signal. If the REMOREC2 detects an edge after starting the detection of an edge at this timing and before timing 4, it resets the RM2MJCT and returns to operation in step (3).
- (8) When the REMOREC2 detects the end of reception condition, it sets the RM2REND and RM2HOLD flags and suspends operation. Subsequently, when the RM2SFT is read, the REMOREC2 clears the RM2HOLD flag and enters the idle state, waiting for a guide pulse (resuming the receive operation).
- (9) After three cycles of steps (3) through (7), the REMOREC2 samples the remote control signal at timing 1 in step 4).
- (10) At timing 2 in step 4), the REMOREC2 tests the data that is sampled in step (7) or (9). If the data is identified as 0 or 1, the REMOREC2 performs the step similar to step (5). It also resets the RM2MJCT and divides the frequency of RM2CK by 2. If the data is identified as error, the REMOREC2 performs the step similar to step (6).
- (11) At timing1 in step 5), the REMOREC2 samples the remote control signal. If the REMOREC2 detects an edge after starting the detection of an edge at this timing and before timing 3, it resets the RM2MJCT and proceeds with the next step (a data error is identified if no edge is detected).
- (12) At timing1 in step 6), the REMOREC2 samples the remote control signal.
- (13) At timing 2 in step 6), the REMOREC2 tests the data that is sampled in step (11) or (12). If the data is identified as 0 or 1, the REMOREC2 performs the step similar to step (5). It also resets the RM2MJCT and resets RM2CK to the 1/1 frequency. If the data is identified as error, the REMOREC2 performs the step similar to step (6).
- (14) At timing1 in step 7), the REMOREC2 samples the remote control signal. If the REMOREC2 detects an edge after starting the detection of an edge at this timing and before timing 3, it resets the RM2MJCT and proceeds with the next step (a data error is identified if no edge is detected).
- (15) In subsequent step 8), the REMOREC2 repeats steps (3) through (7). It performs step (8) when it detects the end of reception condition.

4. Control Functions

4.1 Interrupt Function

4.1.1 Overview

This series of microcontrollers has the capabilities to control three levels of interrupts, i.e., low level (L), high level (H), and highest level (X). The master interrupt enable register (IE) and interrupt priority control register (IP) are used to enable or disable interrupts and determine the priority of interrupts.

The interrupt source flag register (IFLGR) can be used to view a list of interrupt source flags associated with an interrupt vector address when the corresponding interrupt occurs.

4.1.2 Functions

- 1) Interrupt processing
 - Peripheral modules generate an interrupt request to the predetermined vector address when the interrupt request and interrupt request enable flags are set to 1.
 - When the microcontroller receives an interrupt request from a peripheral module, it determines the interrupt level, the priority, and interrupt enable status of the interrupt. If the interrupt request is legitimate for processing, the microcontroller saves the value of PC in the stack and causes a branch to the predetermined vector address.
 - The return from the interrupt routine is accomplished by the RETI instruction, which restores the old state of the PC and interrupt level.
- 2) Multilevel interrupt control
 - The interrupt function supports three levels of interrupts, that is, the low level (L), high level (H), and highest level (X). The interrupt function will not accept any interrupt requests of the same level or lower than that of the interrupt that is currently being processed.
- 3) Interrupt priority
 - When interrupt requests to two or more vector addresses occur at the same time, the interrupt request of the highest level takes precedence over the other interrupt requests. Among the interrupt requests of the same level, the one whose vector address is the smallest is given priority.
- 4) Interrupt request enable control
 - The master interrupt enable register (IE) can be used to control the enable/disable of H- and L-level interrupt requests.
 - Interrupt requests of the X level cannot be disabled.
- 5) Interrupt disable period
 - Interrupts are held disabled for a period of 2T_{cyc} after a write is made to the IE (FE08) or IP (FE09) register, or the HOLD mode is released.
 - No interrupt can occur during the interval between the execution of an instruction that loads the PCON (FE07) register and the execution of the next instruction.
 - No interrupt can occur during the interval between the execution of a RETI instruction and the execution of the next instruction.

Interrupt

- 6) Interrupt level control
- Interrupt levels can be selected on a vector address basis.

Table of Interrupt Types

| No. | Vector | Selectable Level | Interrupt Sources |
|-----|--------|------------------|-------------------------|
| 1 | 00003H | X or L | INT0 |
| 2 | 0000BH | X or L | INT1 |
| 3 | 00013H | H or L | INT2/T0L/INT4/REMOREC2 |
| 4 | 0001BH | H or L | INT3/INT5/BT0/BT1 |
| 5 | 00023H | H or L | T0H |
| 6 | 0002BH | H or L | T1L/T1H |
| 7 | 00033H | H or L | SIO0/UART1 receive |
| 8 | 0003BH | H or L | SIO1/UART1 transmit |
| 9 | 00043H | H or L | ADC/T6/T7 |
| 10 | 0004BH | H or L | Port 0/T4/T5/PWM0, PWM1 |

- Priority levels: $X > H > L$
 - Of interrupts of the same level, the one with the smallest vector address is given priority.
- 7) Interrupt sources
- The user can view a list of vector-address-related interrupt source flags through the IFLGR (FE05) register whenever an interrupt occurs.
- 8) To view a list of interrupt sources, enable interrupts, and specify interrupt priorities, it is necessary to manipulate the following special function registers:
- IFLGR, IE, IP

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE05 | 1111 1111 | R | IFLGR | IFLGR7 | IFLGR6 | IFLGR5 | IFLGR4 | IFLGR3 | IFLGR2 | IFLGR1 | IFLGR0 |
| FE08 | 0000 HH00 | R/W | IE | IE7 | XFLG | HFLG | LFLG | - | - | XCNT1 | XCNT0 |
| FE09 | 0000 0000 | R/W | IP | IP4B | IP43 | IP3B | IP33 | IP2B | IP23 | IP1B | IP13 |

4.1.3 Circuit Configuration

4.1.3.1 Master interrupt enable control register (IE) (6-bit register)

- 1) The master interrupt enable control register enables and disables H- and L-level interrupts.
- 2) The interrupt level flag of the register can be read.
- 3) The register selects the level (L or X) of interrupts to vector addresses 00003H and 0000BH.

4.1.3.2 Interrupt priority control register (IP) (8-bit register)

- 1) The interrupt priority control register selects the level (H or L) of interrupts to vector addresses 00013H to 0004BH.

4.1.3.3 Interrupt source flag register (IFLGR) (8-bit register)

- 1) The interrupt source flag register is used to view a list of interrupt source flags associated with an interrupt vector address when the corresponding interrupt occurs.

4.1.4 Related Registers

4.1.4.1 Master interrupt enable control register (IE)

- 1) The master interrupt enable control register is a 6-bit register for controlling the interrupts. Bits 6 to 4 of this register are read only.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|-------|-------|
| FE08 | 0000 HH00 | R/W | IE | IE7 | XFLG | HFLG | LFLG | - | - | XCNT1 | XCNT0 |

IE7 (bit 7): H-/L-level interrupt enable/disable control

- A 1 in this bit enables H- and L-level interrupt request to be accepted.
- A 0 in this bit disables H- and L-level interrupt request to be accepted.
- X-level interrupt requests are always enabled regardless of the state of this bit.

XFLG (bit 6): X-level interrupt flag (R/O)

- This bit is set when an X-level interrupt is accepted and reset when execution returns from the processing of the X-level interrupt.
- This bit is read only. No instruction can rewrite the value of this bit directly.

HFLG (bit 5): H-level interrupt flag (R/O)

- This bit is set when an H-level interrupt is accepted and reset when execution returns from the processing of the H-level interrupt.
- This bit is read only. No instruction can rewrite the value of this bit directly.

LFLG (bit 4): L-level interrupt flag (R/O)

- This bit is set when an L-level interrupt is accepted and reset when execution returns from the processing of the L-level interrupt.
- This bit is read only. No instruction can rewrite the value of this bit directly.

(Bits 3, 2): These bits do not exist. They are always read as "1."

XCNT1 (bit 1): 0000BH Interrupt level control flag

- A 1 in this bit sets all interrupts to vector address 0000BH to the L-level.
- A 0 in this bit sets all interrupts to vector address 0000BH to the X-level.

XCNT0 (bit 0): 00003H Interrupt level control flag

- A 1 in this bit sets all interrupts to vector address 00003H to the L-level.
- A 0 in this bit sets all interrupts to vector address 00003H to the X-level.

Interrupt

4.1.4.2 Interrupt priority control register (IP)

- 1) The interrupt priority control register is an 8-bit register that selects the interrupt level (H/L) of interrupts to vector addresses 00013H to 0004BH.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|------|------|------|
| FE09 | 0000 0000 | R/W | IP | IP4B | IP43 | IP3B | IP33 | IP2B | IP23 | IP1B | IP13 |

| | Target Interrupt Vector Address | IP Bit | Value | Interrupt Level |
|---|---------------------------------|--------|-------|-----------------|
| | | | | |
| 7 | 0004BH | IP4B | 0 | Low level |
| | | | 1 | High level |
| 6 | 00043H | IP43 | 0 | Low level |
| | | | 1 | High level |
| 5 | 0003BH | IP3B | 0 | Low level |
| | | | 1 | High level |
| 4 | 00033H | IP33 | 0 | Low level |
| | | | 1 | High level |
| 3 | 0002BH | IP2B | 0 | Low level |
| | | | 1 | High level |
| 2 | 00023H | IP23 | 0 | Low level |
| | | | 1 | High level |
| 1 | 0001BH | IP1B | 0 | Low level |
| | | | 1 | High level |
| 0 | 00013H | IP13 | 0 | Low level |
| | | | 1 | High level |

4.1.4.3 Interrupt source flag register (IFLGR)

- 1) The interrupt source flag register is an 8-bit register that shows a list of interrupt source flags that can be examined to identify the interrupt source associated with the vector address that is used at the time of an interrupt. An interrupt is identified when either one of bits 4, 5, and 6 of the IE (FE08) register is set.
- 2) Reading this register when no interrupt is present returns all 1s.
- 3) The interrupt source flags are assigned to the register bits as shown in Table 4.1.1. Bits that are assigned no interrupt source flag are read as 1s.
- 4) The bits that are associated with the interrupt source for which an interrupt is generated are set to 1 and the bits that are associated with the interrupt source for which no interrupt is generated are set to 0 (see the example shown on the next page for details).

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FE05 | 1111 1111 | R | IFLGR | IFLGR7 | IFLGR6 | IFLGR5 | IFLGR4 | IFLGR3 | IFLGR2 | IFLGR1 | IFLGR0 |

Table 4.1.1 Interrupt Source Flag Chart


| Vector Address | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|----------------|------|----------|---------|----------------|---------------|--------|------|------|
| 00003H | – | – | – | – | – | INT0 | – | – |
| 0000BH | – | – | – | – | – | INT1 | – | – |
| 00013H | – | REMOREC2 | – | T0L | INT4 | INT2 | – | – |
| 0001BH | – | – | BT1 | BT0 | INT5 | INT3 | – | – |
| 00023H | – | – | – | – | – | T0H | – | – |
| 0002BH | – | – | – | – | T1H | T1L | – | – |
| 00033H | – | – | – | – | UART1 Receive | SIO0 | – | – |
| 0003BH | – | – | – | UART1 Transmit | – | SIO1 | – | – |
| 00043H | – | – | – | T7 | T6 | ADC | – | – |
| 0004BH | – | – | PWM0, 1 | T5 | T4 | Port 0 | – | – |

Interrupt Source Flag Register (IFLGR) Example

- Example in which interrupts INT0, INT2, T0L, and INT3 occurred

* Load IP with 02h and IE with 82h

- H/L level interrupts enabled
- Vector address 0001Bh = Interrupt level "H"
- Vector address 00003h = Interrupt level "X"



4.2 System Clock Generator Function

4.2.1 Overview

This series of microcontrollers incorporates five systems of oscillator circuits, i.e., the main clock oscillator, subclock oscillator, low- and medium-speed RC oscillators, and variable modulation frequency RC oscillator as system clock generator circuits. The low- and medium-speed RC and variable modulation frequency RC oscillator circuits have built-in resistors and capacitors, so that no external circuit is required.

The system clock can be selected from these five types of clock sources under program control.

4.2.2 Functions


- 1) System clock select
 - Allows the system clock to be selected under program control from five types of clocks generated by the main clock oscillator, subclock oscillator, low- and medium-speed RC oscillators, and variable modulation frequency RC oscillator.
- 2) System clock frequency division
 - Divides frequency of the oscillator clock selected as the system clock and supplies the resultant clock to the system as the system clock.
 - The frequency divider circuit is made up of two stages:

The first stage allows the selection of division ratios of $\frac{1}{1}$ and $\frac{1}{2}$.

The second stage allows the selection of division ratios of $\frac{1}{1}$, $\frac{1}{2}$, $\frac{1}{4}$, $\frac{1}{8}$, $\frac{1}{16}$, $\frac{1}{32}$, $\frac{1}{64}$, and $\frac{1}{128}$.
- 3) Oscillator circuit control
 - Allows the start/stop control of the five systems of oscillators to be executed independently through microcontroller instructions.
 - The CF oscillator circuit may be either a low power dissipation type CF oscillation low amplifier or a CF oscillation normal amplifier.
- 4) Multiplexed input/output pin function
 - Of the CF oscillation pins (CF1, CF2), CF1 can also be used as an input port and CF2 as an I/O port.
 - Of the crystal oscillation pins (XT1, XT2), XT1 can also be used as an input port and XT2 as an I/O port.
- 5) Oscillator circuit states and operating modes

| Mode/Clock | Main Clock | Subclock | Low-speed RC Oscillator | Medium-speed RC Oscillator | Variable modulation frequency RC Oscillator | System Clock |
|---|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---|------------------------------------|
| Reset | Stopped | Stopped | Stopped | Running | Stopped | Medium-speed RC oscillator |
| Normal mode | Programmable | Programmable | Programmable | Programmable | Programmable | Programmable |
| HALT | State established at entry time | State established at entry time | State established at entry time | State established at entry time | State established at entry time | State established at entry time |
| HOLD | Stopped | Stopped | Stopped | Stopped | Stopped | Stopped |
| Immediately after exit from HOLD mode | State established at entry time | State established at entry time | Running (Note 1) | Running (Note 1) | Stopped | Low- or medium-speed RC oscillator |
| X'tal HOLD | Stopped | State established at entry time | Stopped | Stopped | Stopped | Stopped |
| Immediately after exit from X'tal HOLD mode | State established at entry time | State established at entry time | State established at entry time | State established at entry time | State established at entry time | State established at entry time |

See Section 4.5, "Standby Function," for the procedures to enter and exit the microcontroller operating modes



Note 1: When the Hold mode is released, the low-speed RC oscillator or medium-speed RC oscillator automatically resumes oscillation and is set to be the system clock according to the value of oscillation control register 3 (OCR3), bit 1 when the HOLD mode is entered.

- 6) To control the system clock, it is necessary to manipulate the following special function registers:
- PCON, CLKDIV, OCR, OCR2, OCR3

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|--------|--------|--------|--------|-------|--------|--------|----------|
| FE07 | HHHH H000 | R/W | PCON | - | - | - | - | - | XTIDLE | PDN | IDLE |
| FE0C | HHHH H000 | R/W | CLKDIV | - | - | - | - | - | CLKDV2 | CLKDV1 | CLKDV0 |
| FE0E | 0000 XX00 | R/W | OCR | CLKSGL | EXTOSC | CLKCB5 | CLKCB4 | XT2IN | XT1IN | RCSTOP | CFSTOP |
| FE43 | 00XX 0000 | R/W | OCR2 | OCR2B7 | ECFOSC | CF2IN | CF1IN | CF2DR | CF2DT | XT2DR | XT2DT |
| FE7C | 0000 0000 | R/W | OCR3 | OCR3B7 | OCR3B6 | OCR3B5 | OCR3B4 | FIX0 | CFLAMP | SRCSEL | SRCSTART |

4.2.3 Circuit Configuration

4.2.3.1 Main clock oscillator circuit

- 1) The main clock oscillator circuit gets ready for oscillation by connecting a ceramic oscillator, a capacitor, and a damping resistor to the CF1 and CF2 pins.
- 2) The data at the CF1 and CF2 pins can be read as bits 4 and 5 of the oscillation control register 2 (OCR2).
- 3) The CF2 pin can be used as a general-purpose output (N-channel open drain) port.
- 4) In the case that none of above 1) to 3) is to be used, see “1.7 Recommended Unused Pin Connections.”

4.2.3.2 Subclock oscillator circuit

- 1) The subclock oscillator circuit gets ready for oscillation by connecting a crystal oscillator (32.768 kHz standard), a capacitor, and a damping resistor to the XT1 and XT2 pins.
- 2) The data at the XT1 and XT2 pins can be read as bits 2 and 3 of the oscillation control register (OCR).
- 3) The XT2 pin can be used as a general-purpose output (N-channel open drain) port.
- 4) In the case that none of above 1) to 3) is to be used, see “1.7 Recommended Unused Pin Connections.”

System Clock

4.2.3.3 Internal low-speed RC oscillator circuit

- 1) The low-speed RC oscillator oscillates according to the internal resistor and capacitor (at 100 kHz standard).
- 2) The internal low-speed RC oscillator serves as the system clock that is to be used for low-power, low-speed operation.

4.2.3.4 Internal medium-speed RC oscillator

- 1) The medium-speed RC oscillator oscillates according to the internal resistor and capacitor (at 1 MHz standard).
- 2) The clock from the medium-speed RC oscillator is designated as the system clock after the reset state is released. After the HOLD mode is exited, the clock from the medium- or low-speed RC oscillator is designated as the system clock according to the value of oscillation control register 3 (OCR3), bit 1 when HOLD mode is entered.

4.2.3.5 Variable modulation frequency RC oscillator circuit (VMRC3)

- 1) The variable modulation frequency RC oscillator circuit oscillates according to the internal resistor and capacitor.
- 2) The source oscillation frequency of the VMRC3 is variable and adjusted by configuring the VMRC3 control register (VM3CR) and VMRC3 frequency adjustment register 0 and 1 (VM3ADJ0/VM3ADJ1).
- 3) The variable modulation frequency RC oscillator serves as a medium- or high-speed system clock that is to be used mainly for the CF oscillator circuit.

* See “4.3 Variable Modulation Frequency RC Oscillator Circuit” for the details of this function.

4.2.3.6 Power control register (PCON) (3-bit register)

- 1) The power control register specifies the operating mode (normal/HALT/HOLD/X'tal HOLD).

4.2.3.7 Oscillation control register (OCR) (8-bit register)

- 1) The oscillation control register controls the start/stop operation of the main clock, subclock, or medium-speed RC oscillator circuits.
- 2) This register selects the system clock.
- 3) The register sets the division ratio of the oscillation clock to be used as the system clock to $\frac{1}{1}$ or $\frac{1}{2}$.
- 4) The state of the XT1 and XT2 pins can be read as bits 2 and 3 of this register.

4.2.3.8 Oscillation control register 2 (OCR2) (8-bit register)

- 1) The oscillation control register 2 controls the main clock oscillator circuits.
- 2) This register controls the general-purpose output (N-channel open drain type) at the CF2 and the XT2 pins.
- 3) The state of the CF1 and CF2 pins can be read as bits 4 and 5 of this register.

4.2.3.9 Oscillation control register 3 (OCR3) (8-bit register)

- 1) The oscillation control register 3 controls the start/stop operations of the low-speed RC oscillator circuit.
- 2) This register controls the RC clock selector.
- 3) This register also selects the amplifier size of the CF oscillator circuit. The CF oscillator low amplification is effective for reducing power dissipation under such conditions as low voltage, CF = 4 MHz, system frequency division ratio = 1/4 to 1/16.

4.2.3.10 System clock division control register (CLKDIV) (3-bit register)

- 1) The system clock division control register controls the operation of the system clock divider circuit. The division ratios of $\frac{1}{1}$, $\frac{1}{2}$, $\frac{1}{4}$, $\frac{1}{8}$, $\frac{1}{16}$, $\frac{1}{32}$, $\frac{1}{64}$, and $\frac{1}{128}$ are allowed.




Figure 4.2.1 System Clock Generator Block Diagram

System Clock

4.2.4 Related Registers

4.2.4.1 Power Control Register (PCON)

- 1) The power control register is a 3-bit register used to specify the operating mode (normal/HALT/HOLD/ X'tal HOLD).
 - See Section 4.5, Standby Function, for the procedures to enter and exit the microcontroller operating modes.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|--------|------|------|
| FE07 | HHHH H000 | R/W | PCON | - | - | - | - | - | XTIDLE | PDN | IDLE |

(bits 7 to 3): These bits do not exist. They are always read as 1.

XTIDLE (bit 2): X'tal HOLD mode setting flag

PDN (bit 1): HOLD mode setting flag

| XTIDLE | PDN | Operating mode |
|--------|-----|---------------------|
| – | 0 | Normal or HALT mode |
| 0 | 1 | HOLD mode |
| 1 | 1 | X'tal HOLD mode |

- 1) These bits must be set with an instruction.
 - When the microcontroller enters the HOLD mode, all oscillations (main clock, subclock, low-/medium-speed RC, and variable modulation frequency RC) are suspended and the related registers are placed in the states described below.
If OCR3 register, bit 1 is set to 1, OCR3 register, bit 0 is set and OCR register, bits 4 and 5 and VM3CR register, bit 6 are cleared.
If OCR3 register, bit 1 is set to 0, OCR register, bits 1, 4, and 5 and VM3CR register, bit 6 are cleared.
 - After the microcontroller is restored from the HOLD mode, the medium- or low-speed RC oscillator starts oscillator and serves as the system clock source according to the values of the OCR and OCR3 registers.
The main clock and subclock return to the states that were established before the microcontroller entered the HOLD mode and the variable modulation frequency RC oscillation stops oscillation.
 - When the microcontroller enters the X'tal HOLD mode, all oscillations except subclock (i.e., main clock, low-/medium-speed RC, and variable modulation frequency RC) are suspended, but the states of the OCR, OCR3, and VM3CR registers remain unchanged.
 - Since the main clock and variable modulation frequency RC oscillators cannot establish their oscillation stabilization time after the microcontroller is restored from the HOLD mode, it is necessary to select either the subclock or low-/medium-speed RC oscillator as the system clock source to be used after the X'tal HOLD mode is entered.
 - Since the X'tal HOLD mode is used usually for low-current clock counting and infrared remote control receive standby, less current will be consumed if the system clock is switched to the subclock and low- and medium-speed RC oscillations are suspended before the X'tal HOLD mode is entered.
- 2) XTIDLE must be cleared with an instruction.
- 3) PDN is cleared when a HOLD mode release signal (base timer, infrared remote control receiver, INT0, INT1, INT2, INT4, INT5, or port 0 interrupt) or a reset occurs.
- 4) Bit 0 is automatically set when PDN is set.

IDLE (bit 0): HALT mode setting flag

- 1) Setting this bit places the microcontroller into the HALT mode.
- 2) This bit is automatically set whenever bit 1 is set.
- 3) This bit is cleared on acceptance of an interrupt request or on receipt of a reset signal.

4.2.4.2 Oscillation Control Register (OCR)

- 1) The oscillation control register is an 8-bit register that selects the system clock division ratio, controls the operation of the oscillator circuits, selects the system clock, and reads data from the XT1 and XT2 pins. Except for read-only bits 3 and 2, all bits of this register can be read or written.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|--------|--------|--------|-------|-------|--------|--------|
| FE0E | 0000 XX00 | R/W | OCR | CLKSGL | EXTOSC | CLKCB5 | CLKCB4 | XT2IN | XT1IN | RCSTOP | CFSTOP |

CLKSGL (bit 7): System clock division ratio select

- 1) When this bit is set to 1, the clock selected by bits 4 and 5 is used as the system clock as is.
- 2) When this bit is set to 0, the clock having a clock rate of $\frac{1}{2}$ of the clock selected by bits 4 and 5 is used as the system clock.

EXTOSC (bit 6): XT1 and XT2 function control

- 1) When this bit is set to 1, the XT1 and XT 2 pins serve as the pins for subclock oscillation and get ready for oscillation when a crystal oscillator (32.768 kHz standard), capacitors, and damping resistors are connected. When the OCR register is read in this case, bit 3 reads the data at the XT2 pin and bit 2 reads 0.
- 2) When this bit is set to 0, the XT1 and XT2 pins serve as the input pins. When the OCR register is read in this case, bit 3 reads the data at the XT2 pin and bit 2 reads the data at the XT1 pin.
- 3) When a reset occurs, this bit is cleared and the XT1 and XT2 pins serve as the input pins.

Note: When this bit is set to 1, XT2 general-purpose output port function is disabled.

CLKCB5 (bit 5): System clock select

CLKCB4 (bit 4): System clock select

- 1) CLKCB5 and CLKCB4 are used to select the system clock.
- 2) CLKCB5 and CLKCB4 are cleared and RC clock is selected as the system clock at reset time or when the HOLD mode is entered.

| CLKCB5 | CLKCB4 | System clock |
|--------|--------|------------------|
| 0 | 0 | RC clock |
| 0 | 1 | High-speed clock |
| 1 | 0 | Subclock |
| 1 | 1 | High-speed clock |

* See Figure 4.2.1 for details.

System Clock

XT2IN (bit 3): XT2 data (read-only)

XT1IN (bit 2): XT1 data (read-only)

- 1) Data that can be read via XT2IN and XT1IN varies as shown in the table below according to the value of EXTOSC (bit 6).

| EXTOSC | XT2IN | XT1IN |
|--------|--------------|--------------|
| 0 | XT2 pin data | XT1 pin data |
| 1 | XT2 pin data | Read 0 |

RCSTOP (bit 1): Medium-speed RC oscillator circuit control

- 1) Setting this bit to 1 stops the oscillation of the medium-speed RC oscillator.
- 2) Setting this bit to 0 starts the oscillation of the medium-speed RC oscillator.
- 3) When a reset occurs, this bit is cleared and the medium-speed RC oscillator is enabled for oscillation.
- 4) When the microcontroller enters the HOLD mode, this bit is set as described below according to the state of bit 1 of the OCR3 register.
 - If OCR3 register, bit 1 is set to 1, the state of this bit remains unchanged.
 - If OCR3 register, bit 1 is set to 0, this bit is cleared and the oscillator starts oscillation and the medium-speed RC oscillator is designated as the system clock source when the microcontroller exits the HOLD mode.

CFSTOP (bit 0): CF oscillator circuit control

- 1) Setting this bit to 1 stops the CF oscillator circuit.
- 2) Setting this bit to 0 starts the CF oscillator circuit.
- 3) When a reset occurs, this bit and OCR2 register, bit 6 are cleared and the CF1 and CF2 pins serve as the input pins.

4.2.4.3 Oscillation Control Register 2 (OCR2)

- 1) The oscillation control register 2 is an 8-bit register that controls the operation of the oscillator circuits, controls the general-purpose outputs (N-channel open drain) of CF2 and XT2 pins, and reads data from the CF1 and CF2 pins. Except for read-only bits 5 and 4, all bits of this register can be read or written.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|--------|-------|-------|-------|-------|-------|-------|
| FE43 | 00XX 0000 | R/W | OCR2 | OCR2B7 | ECFOSC | CF2IN | CF1IN | CF2DR | CF2DT | XT2DR | XT2DT |

OCR2B7 (bit 7): General-purpose flag

This bit can be used as a general-purpose flag bit.

Any manipulation of this bit exerts no influence on the operation of this function block.

ECFOSC (bit 6): CF1 and CF2 function control

- 1) When this bit is set to 1, the CF1 and CF2 pins serve as the pins for main clock oscillation and get ready for oscillation when a ceramic oscillator, capacitors, and damping resistors are connected to the CF1 and CF2 pins. When the OCR2 register is read in this case, bit 4 and bit 5 read 0.
- 2) When this bit is set to 0, the CF1 and CF2 pins serve as the input pins. When the OCR2 register is read in this case, bit 5 reads the data at the CF2 pin and bit 4 reads the data at the CF1 pin.
- 3) When a reset occurs, this bit and OCR register bit 0 are cleared and the CF1 and CF2 pins serve as the input pins.

Note: When this bit is set to 1, CF2 general-purpose output port function is disabled.

CF2IN (bit 5): CF2 data (read only)**CF1IN (bit 4): CF1 data (read only)**

- 1) Data that can be read via CF2IN and CF1IN varies as shown in the table below according to the value of ECFOSC (bit 6).

| ECFOSC | CF2IN | CF1IN |
|--------|--------------|--------------|
| 0 | CF2 pin data | CF1 pin data |
| 1 | Read 0 | Read 0 |

CF2DR (bit 3): CF2 input/output control**CF2DT (bit 2): CF2 output data**

| Register data | | Port CF2 state | |
|---------------|-------|----------------|--------|
| CF2DT | CF2DR | Input | Output |
| 0 | 0 | Enabled | Open |
| 1 | 0 | Enabled | Open |
| 0 | 1 | Enabled | Low |
| 1 | 1 | Enabled | Open |

Note: When ECFOSC is set to 1, CF2 general-purpose output port function is disabled. To use the CF2 pin as general-purpose output port pin, set ECFOSC to 0.

XT2DR (bit 1): XT2 input/output control**XT2DT (bit 0): XT2 output data**

| Register data | | Port XT2 state | |
|---------------|-------|----------------|--------|
| XT2DT | XT2DR | Input | Output |
| 0 | 0 | Enabled | Open |
| 1 | 0 | Enabled | Open |
| 0 | 1 | Enabled | Low |
| 1 | 1 | Enabled | Open |

Note: When EXTOSC (OCR register, bit6) is set to 1, XT2 general-purpose output port function is disabled. To use the XT2 pin as general-purpose output port pin, set EXTOSC to 0.

4.2.4.4 Oscillation Control Register 3 (OCR3)

- 1) The oscillation control register 3 is an 8-bit register that controls the operation of the low-speed RC oscillator circuit, selects the RC clock, and selects the amplifier size of the CF oscillator circuit.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|--------|--------|--------|------|--------|--------|----------|
| FE7C | 0000 0000 | R/W | OCR3 | OCR3B7 | OCR3B6 | OCR3B5 | OCR3B4 | FIX0 | CFLAMP | SRCSEL | SRCSTART |

OCR3B7 to 4 (bits 7 to 4): General-purpose flags

These bits can be used as general-purpose flag bits.

Any manipulations of these bits exert no influence on the operation of this function block.

FIX0 (bit 3): Fixed bit

This bit is available for test purposes. It must always be set to 0.

System Clock

CFLAMP (bit 2): CF oscillator amplifier size select control

- 1) A 1 in this bit selects the low amplifier size for the CF oscillator circuit.
- 2) A 0 in this bit selects the normal amplifier size for the CF oscillator circuit.

* See Subsection 4.2.5 as a predefined procedure is required for switching the CF oscillator amplifier size.

SRCSEL (bit 1): RC clock select

- 1) When this bit is set to 1, the low-speed RC oscillation clock is selected as the RC clock source.
- 2) When this bit is set to 0, the medium-speed RC oscillation clock is selected as the RC clock source.

* See Figure 4.2.1 for details.

SRCSTART (bit 0): Low-speed RC oscillator circuit control

- 1) A 1 in this bit starts the low-speed RC oscillator circuit.
- 2) A 0 in this bit stops the low-speed RC oscillator circuit.
- 3) When a reset occurs, this bit is cleared and the oscillator circuit is disabled for oscillation.
- 4) When the microcontroller enters the HOLD mode, this bit is set as described below according to the value of SRCSEL.
 - If SRCSEL is set to 1, this bit is set and the oscillator starts oscillation and the low-speed RC oscillator is designated as the system clock source when the microcontroller returns from the HOLD mode.
 - If SRCSEL is set to 0, the state of this bit remains unchanged.

4.2.4.5 System clock divider control register (CLKDIV)

- 1) The system clock divider control register is a 3-bit register that controls the frequency division processing of the system clock.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|------|------|------|------|------|--------|--------|--------|
| FE0C | HHHH H000 | R/W | CLKDIV | - | - | - | - | - | CLKDV2 | CLKDV1 | CLKDV0 |

(Bits 7 to 3): These bits do not exist. They are always read as 1.

CLKDV2 (bit 2):

CLKDV1 (bit 1):

CLKDV0 (bit 0):

Define the division ratio of the system clock.

| CLKDV2 | CLKDV1 | CLKDV0 | Division Ratio |
|--------|--------|--------|-----------------|
| 0 | 0 | 0 | $\frac{1}{1}$ |
| 0 | 0 | 1 | $\frac{1}{2}$ |
| 0 | 1 | 0 | $\frac{1}{4}$ |
| 0 | 1 | 1 | $\frac{1}{8}$ |
| 1 | 0 | 0 | $\frac{1}{16}$ |
| 1 | 0 | 1 | $\frac{1}{32}$ |
| 1 | 1 | 0 | $\frac{1}{64}$ |
| 1 | 1 | 1 | $\frac{1}{128}$ |

4.2.5 Example of Switching the CF Oscillator Amplifier Size

- 1) System clock state
 - Put the system clock into a state other than the CF oscillation (main).
- 2) Switch the CF oscillation amplifier size to "low."
 - Set CFLAMP (bit 2) of the oscillation control register 3 (OCR3) to 1.
- 3) Wait for the CF oscillation stabilization time.
 - Wait for the CF oscillation stabilization time that is specified in the "SANYO Semiconductor Data Sheet."
- 4) Check for normal CF oscillation (this step is highly recommended especially when using a low-voltage configuration).
 - Using the CF oscillation monitoring feature, make sure that the system clock is oscillating.
- 5) Switch the system clock source.
 - Set the oscillation control register (OCR), CLKCB4 (bit 4) to 1 and CLKCB5 (bit 5) to 0 and the VMRC3 control register (VM3CR), VMR3SEL (bit 7) to 0 to switch the system clock source to CF oscillator (main).

Note 1: Do not switch the amplifier size of the CF oscillator when the system clock is set to CF oscillator (main). Switching the amplifier size in this case may cause unstable oscillation, resulting in a system malfunction.

Note 2: The operating voltage range differs for the CF oscillator low and normal size amplifiers. Refer to the latest "SANYO Semiconductor Data Sheet" before using the low size CF oscillator amplifier.

4.3 Variable Modulation Frequency RC Oscillator Circuit (VMRC3)

4.3.1 Overview

The variable modulation frequency RC oscillator circuit (VMRC3) incorporated in this series of microcontrollers has internal resistors and capacitors and requires no external component. The VMRC3 is suitable as the system clock which requires less severe accuracy than that provided by an external CF oscillator.

Since the source oscillation frequency of the VMRC3 permits adjustment using an oscillation frequency measurement function, it can provide oscillation clocks of higher accuracy

4.3.2 Functions

1) System clock select

The signal derived by frequency-dividing the source oscillation clock of the VMRC3 by 2 (VMRC3 clock) can be selected as the system clock under program control.

2) Oscillation frequency adjustment

The VMRC3 source oscillation frequency is variable. The center range mode frequency can be set using VM3FRQ1 and VM3FRQ0 (bits 3 and 2) of the VMRC3 control register (VM3CR). The coarse adjustment of the oscillation frequency can be achieved using V3RCHB3 to V3RCHB0 (bits 3 to 0) of the VMRC3 frequency adjustment register 1 (VM3ADJ1), medium frequency adjustment using V3FCHB2 to V3FCHB0 (bits 4 to 2) of the VMRC3 frequency adjustment register 0 (VM3ADJ0), and fine adjustment using V3DCH1 and V3DCH0 (bits 1 and 0) of the VMRC3 frequency adjustment register 0 (VM3ADJ0). These bits can be used to adjust the frequency in the up and down directions with respect to the center range.

* The center range of the VMRC3 oscillation frequency is established when V3RCHB3 to V3RCHB0 are set to 8, V3FCHB2 to V3FCHB0 to 0, and V3DCH1 and V3DCH0 to 0.

3) Oscillation frequency measurement

The VMRC3 source oscillation frequency can be measured using the input signal from the XT1 pin as the reference. Setting the V3AJST bit (VM3CTH, bit 7) after VMRC3 oscillation starts makes it possible to count the number of VMRC3 source oscillations equivalent to one period of the reference signal. This function should be used to adjust the VMRC3 source oscillation frequency under program control.

4) Oscillator circuit states and operating modes

| Mode/Clock | VMRC3 Oscillation |
|---|--|
| Reset | Stopped |
| Normal mode | Programmable |
| HALT | State established when the mode is entered |
| HOLD | Stopped |
| Immediately after HOLD mode is exited | Stopped |
| X'tal HOLD | Stopped |
| Immediately after X'tal HOLD mode is exited | State established when the mode is entered |

5) It is necessary to manipulate the following special function registers to control the VMRC3 circuit:

- VM3CR, VM3CTL, VM3CTM, VM3CTH, VM3ADJ0, VM3ADJ1
- OCR

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| FEB0 | 0000 0000 | R/W | VM3CR | VMR3SEL | VMR3ST | FIX1 | FIX0 | VM3FRQ1 | VM3FRQ0 | FIX0 | FIX0 |
| FEB1 | 0000 0000 | R | VM3CTL | V3CTR07 | V3CTR06 | V3CTR05 | V3CTR04 | V3CTR03 | V3CTR02 | V3CTR01 | V3CTR00 |
| FEB2 | 0000 0000 | R | VM3CTM | V3CTR15 | V3CTR14 | V3CTR13 | V3CTR12 | V3CTR11 | V3CTR10 | V3CTR09 | V3CTR08 |
| FEB3 | 0000 0000 | R/W | VM3CTH | V3AJST | V3AJEND | FIX0 | FIX0 | V3CTROV | V3CTR18 | V3CTR17 | V3CTR16 |
| FEB4 | HHH0 0000 | R/W | VM3ADJ0 | - | - | - | V3FCHB2 | V3FCHB1 | V3FCHB0 | V3DCH1 | V3DCH0 |
| FEB5 | HHHH 1000 | R/W | VM3ADJ1 | - | - | - | - | V3RCHB3 | V3RCHB2 | V3RCHB1 | V3RCHB0 |

Note: Bit 6 and bits 3 to 0 of the VM3CTH register (FEB3) are read-only.

4.3.3 Circuit Configuration

4.3.3.1 Variable modulation frequency RC oscillator circuit (VMRC3)

- 1) This oscillator circuit oscillates as controlled by its internal resistors and capacitors.
- 2) The source oscillation frequency of the VMRC3 is variable and adjusted by configuring the VMRC3 control register (VM3CR) and VMRC3 frequency adjustment register 0 and 1 (VM3ADJ0/VM3ADJ1).

4.3.3.2 VMRC3 control register (VM3CR) (8-bit register)

- 1) This register starts and stops VMRC3 operation.
- 2) The register is used to control the high-speed clock selector.
- 3) The register selects the center range frequency.
 - * The VMRC3 oscillation frequency center range refers to the settings: V3RCHB3-V3RCHB0 = 8, V3FCHB2-V3FCHB0 = 0, and V3DCH1-V3DCH0 = 0.

4.3.3.3 VMRC3 frequency measuring counters/registers H, M, and L (VM3CTH, VM3CTM, VM3CTL) (20-bit counter + 4-bit register)

- 1) These registers make up a 20-bit up-counter that counts the number of VMRC3 source oscillation clocks and a 4-bit register that controls the oscillation frequency measurement.
- 2) When V3AJST is set to 1 after VMRC3 oscillation is started, the counter counts the number of VMRC3 source oscillation clocks generated during 1 period which is determined by the reference input signals from the XT1 pin (see Figure 4.3.2 for details).
- 3) The results of counting the number of VMRC3 source oscillation clocks can be read out through bits 3 to 0 of VM3CTH, VM3CTM and VM3CTL.
 - * This feature should be used to adjust the VMRC3 oscillation frequency under program control.

4.3.3.4 VMRC3 frequency adjustment registers 0 and 1 (VM3ADJ0, VM3ADJ1) (5-bit register + 4-bit register)

- 1) These registers are used to adjust the source oscillation frequency of the VMRC3.




Figure 4.3.1 VMRC3 Block Diagram




Figure 4.3.2 VMRC3 Frequency Measurement Timing Chart

4.3.4 Related Registers

4.3.4.1 VMRC3 control register (VM3CR)

- 1) The VMRC3 control register is an 8-bit register that is used to select the high-speed clock, control the operation of the VMRC3, and select the center range frequency.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|---------|--------|------|------|---------|---------|------|------|
| FEB0 | 0000 0000 | R/W | VM3CR | VMR3SEL | VMR3ST | FIX1 | FIX0 | VM3FRQ1 | VM3FRQ0 | FIX0 | FIX0 |

VMR3SEL (bit 7): High-speed clock select

- 1) A 1 in this bit selects the VMRC3 clock (clock signal derived by dividing the VMRC3 source oscillation clock by 2) as the high-speed clock.
- 2) A 0 in this bit selects the main clock (CF) as the high-speed clock.

VMR3ST (bit 6): VMRC3 oscillation start control

- 1) Setting this bit to 1 starts the VMRC3.
- 2) Setting this bit to 0 stops the VMRC3.
- 3) This bit is cleared when the microcontroller enters the HOLD mode.

FIX1 (bit 5): Fixed bit

This bit is available for test purposes. It must always be set to 1.

FIX0 (bit 4): Fixed bit

This bit is available for test purposes. It must always be set to 0.

VM3FRQ1, 0 (bit 3, 2): Center Range Frequency Select

| VM3FRQ1 | VM3FRQ0 | VMRC3 Oscillation Frequency When Setting Center Range | |
|---------|---------|--|---------------------------------------|
| | | VMRC3 Clock Frequency | VMRC3 Source Oscillation Frequency |
| 0 | 0 | Inhibited | Inhibited |
| 0 | 1 | 8 MHz | 16 MHz |
| 1 | 0 | Inhibited | Inhibited |
| 1 | 1 | Inhibited | Inhibited |

* See Figure 4.3.1 for details.

FIX0 (bits 1, 0): Fixed bits

These bits are available for test purposes. They must always be set to 0.

Note: FIX1 (bit 5), VM3FRQ1, and VM3FRQ0 (bits 3 and 2) must be set before the VMRC3 oscillation is started (VMR3ST=0).

VMRC3

4.3.4.2 VMRC3 frequency measuring counter/register L (VM3CTL)

- 1) The VMRC3 frequency measuring counter/register L makes up bits 7 to 0 of the 20-bit counter that is used to count the source oscillation clock of the VMRC3.
- 2) This register is read-only.
- 3) When V3AJST is set to 1 after VMRC3 oscillation is started, the counter counts the number of VMRC3 source oscillation clocks generated during 1 cycle which is determined by the reference input signals from the XT1 pin (see Figure 4.3.2 for details).
- 4) The results of counting the number of VMRC3 source oscillation clocks can be read through bits 3 to 0 of the VM3CTH, VM3CTM, and VM3CTL.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|---------|---------|---------|---------|---------|---------|---------|---------|
| FEB1 | 0000 0000 | R | VM3CTL | V3CTR07 | V3CTR06 | V3CTR05 | V3CTR04 | V3CTR03 | V3CTR02 | V3CTR01 | V3CTR00 |

4.3.4.3 VMRC3 frequency measuring counter/register M (VM3CTM)

- 1) The VMRC3 frequency measuring counter/register M makes up bits 15 to 8 of the 20-bit counter that is used to count the source oscillation clock of the VMRC3.
- 2) This register is read-only.
- 3) When V3AJST is set to 1 after VMRC3 oscillation is started, the counter counts the number of VMRC3 source oscillation clocks generated during 1 cycle which is determined by the reference input signals from the XT1 pin (see Figure 4.3.2 for details).
- 4) The results of counting the number of VMRC3 source oscillation clocks can be read through bits 3 to 0 of the VM3CTH, VM3CTM, and VM3CTL.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|---------|---------|---------|---------|---------|---------|---------|---------|
| FEB2 | 0000 0000 | R | VM3CTM | V3CTR15 | V3CTR14 | V3CTR13 | V3CTR12 | V3CTR11 | V3CTR10 | V3CTR09 | V3CTR08 |

4.3.4.4 VMRC3 frequency measuring counter/register H (VM3CTH)

- 1) This register makes up a 4-bit register for controlling the oscillation frequency measurement processing and bits 19 to 16 of the 20-bit counter for counting the number of VMRC3 source oscillation clocks. Bit 19 serves as the overflow flag (V3CTROV).
- 2) Bits 6 and 3 to 0 of this register are read-only.
- 3) When V3AJST is set to 1 after VMRC3 oscillation is started, the counter counts the number of VMRC3 source oscillation clocks generated during 1 cycle which is determined by the reference input signals from the XT1 pin (see Figure 4.3.2 for details).
- 4) The results of counting the number of VMRC3 source oscillation clocks can be read through bits 3 to 0 of the VM3CTH, VM3CTM, and VM3CTL.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|--------|--------|---------|------|------|---------|---------|---------|---------|
| FEB3 | 0000 0000 | R/W | VM3CTH | V3AJST | V3AJEND | FIX0 | FIX0 | V3CTROV | V3CTR18 | V3CTR17 | V3CTR16 |

V3AJST (bit 7): VMRC3 frequency measurement control

Setting this bit to 1 enables VMRC3 frequency measurement.

Setting this bit to 0 disables VMRC3 frequency measurement.

* V3CTROV, V3CTR18 to V3CTR00, and V3AJEND are cleared to 0 when this bit is set to 0. After frequency measurement is finished, be sure to clear these bits after reading out the count value.

* It must be noted that, once frequency measurement is terminated with this bit set to 1, no subsequent frequency measurement will start even when the rising edge of the input signal from the XT1 pin is accepted.

V3AJEND (bit 6): End of VMRC3 frequency measurement flag

This flag bit is set when VMRC3 frequency measurement is finished. This flag is cleared when V3AJST is set to 0.

- * The results of VMRC3 frequency measurement must be acquired by reading out the contents of V3CTROV, and V3CTR18 to V3CTR00 after confirming that this flag is set.

FIX0 (bits 5, 4): Fixed bits

These bits are available for test purposes. They must always be set to 0.

V3CTROV (bit 3): VMRC3 frequency measuring counter overflow flag

This flag bit is set when an overflow occurs in the VMRC3 frequency measuring counter (an overflow signal is generated out of the 19-bit counter, V3CTR18 to V3CTR00). This flag is cleared by setting V3AJST to 0.

- * There are cases in which no correct count value can be read when this flag is set to 1. In such a case, adjust the source oscillation frequency of the VMRC3 or input signal from the XT1 pin.

Note: Do not attempt to write this register in the VMRC3 frequency measurement state (V3AJST = 1).

4.3.4.5 VMRC3 frequency adjustment register 0 (VM3ADJ0)

- 1) This register is a 5-bit register that is used to adjust the source oscillation frequency of the VMRC3.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|---------|------|------|------|---------|---------|---------|--------|--------|
| FEB4 | HHH0 0000 | R/W | VM3ADJ0 | - | - | - | V3FCHB2 | V3FCHB1 | V3FCHB0 | V3DCH1 | V3DCH0 |

V3FCHB2 (bit 4):
V3FCHB1 (bit 3):
V3FCHB0 (bit 2):

VMRC3 source oscillation frequency adjustment bits (medium adjustment)

These bits adjust the VMRC3 source oscillation frequency within a range of approximately 1.5 % and set with a total of 8 adjustment settings.

V3DCH1 (bit 1):
V3DCH0 (bit 0):

VMRC3 source oscillation frequency adjustment bits (fine adjustment)

These bits adjust the VMRC3 source oscillation frequency within a range of approximately 0.5 % and set with a total of 4 adjustment settings.

Notes:

- The frequency adjustment ranges provided by bits V3DCH1 to V3DCH0 and V3FCHB2 to V3FCHB0 will vary with the supply voltage and ambient temperature. Refer to the latest edition of the SANYO Semiconductor Data Sheet for details.
- Since the settings of V3DCH1 to V3DCH0 and V3FCHB2 to V3FCHB0 are enabled only after data is written into the VMRC3 frequency adjustment register 1 (VM3ADJ1), perform the VMRC3 source oscillation frequency adjustment by setting up the required registers in the order of VMRC3 frequency adjustment register 0 (VM3ADJ0) to VMRC3 frequency adjustment register 1 (VM3ADJ1).

VMRC3

4.3.4.6 VMRC3 frequency adjustment register 1 (VM3ADJ1)

- 1) The VMRC3 frequency adjustment register 1 is a 4-bit register that is used to adjust the VMRC3 source oscillation frequency.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|---------|------|------|------|------|---------|---------|---------|---------|
| FEB5 | HHHH 1000 | R/W | VM3ADJ1 | - | - | - | - | V3RCHB3 | V3RCHB2 | V3RCHB1 | V3RCHB0 |

V3RCHB3 (bit 3):
V3RCHB2 (bit 2):
V3RCHB1 (bit 1):
V3RCHB0 (bit 0):

} **VMRC3 source oscillation frequency adjustment bits (coarse adjustment)**

These bits adjust the VMRC3 source oscillation frequency within a range of approximately 7.0 % and set with a total of 16 adjustment settings.

Note: The frequency adjustment range provided by bits V3RCHB3 to V3RCHB0 will vary with the supply voltage and ambient temperature. Refer to the latest edition of the SANYO Semiconductor Data Sheet for details.

4.3.5 Notes on the VMRC3

- 1) The source oscillation frequency characteristics of the VMRC3 vary depending on the supply voltage and ambient temperature. If the high precision of the clock frequency is required, adjust the VMRC3 source oscillation frequency periodically under program control.
- 2) The VMRC3 source oscillation frequency as adjusted by V3RCHB3 to V3RCHB0, V3FCHB2 to V3FCHB0, and V3DCH1 to V3DCH0 is shown in Figure 4.3.3, "Example of VMRC3 Source Oscillation Frequency Characteristics." The adjustment margins vary depending on the supply voltage and ambient temperature. Refer to the latest edition of the SANYO Semiconductor Data Sheet for details.




Figure 4.3.3 Example of VMRC3 Source Oscillation Frequency Characteristics

- 3) It must be noted that the system clock is stopped for 2 to 4 clock cycles immediately when the action below is taken. Subsequently, the system clock is restored.
 - The VMRC3 oscillation clock is selected as the system clock (VMR3SEL set to 1).

VMRC3

- 4) The VMRC3 clock frequency may exceed the maximum allowable frequency of this series of microcontroller depending on the values set in V3RCHB3 to V3RCHB0, V3FCHB2 to V3FCHB0, and V3DCH1 to V3DCH0. Using the oscillation frequency measurement function, make sure that the maximum allowable frequency is never exceeded. When adjusting the oscillation frequency, set it starting at a low frequency and going to higher setting, whenever possible.
- 5) A malfunction will result if a sharp frequency adjustment is made by rewriting the values of the frequency adjustment bits (V3RCHB3 to V3RCHB0, V3FCHB2 to V3FCHB0, and V3DCH1 to V3DCH0) of the registers VM3ADJ0 and VM3ADJ1 while the VMRC3 clock is selected as the system clock (VMR3SEL set to 1). It is recommended that VMRC3 source oscillation frequency adjustment be carried out after switching the system clock to a clock other than the VMRC3 clock (VMR3SEL set to 0).
- 6) An oscillation stabilization time of 100 μs or longer must be provided after the VMRC3 oscillation circuit switches its state from "oscillation stopped" to "oscillation enabled" and before it switches to the system clock source.
 - * Since there is no way to provide a VMRC3 oscillation stabilization time after the microcontroller is restored from the X'tal HOLD mode, it is necessary to select either "subclock" or "low-/medium-speed RC oscillation" as the system clock source when the microcontroller enters the X'tal HOLD mode.

4.3.6 Example of VMRC3 Source Oscillation Frequency Adjustment

This subsection explains how to adjust the VMRC3 source oscillation frequency using the subclock oscillation (32.768 kHz) as the reference signal.

- 1) When the VMRC3 oscillation operation is stopped and the system clock is set to a clock other than the VMRC3 oscillation clock:
 - Set the EXTOSC bit (bit 6) of the oscillation control register (OCR) to 1 to start subclock oscillation.
 - Set the VMR3ST bit (bit 6) of the VMRC3 control register (VM3CR) to 1 to start VMRC3 oscillation.
- 2) Measure the VMRC3 source oscillation frequency.
 - Make sure that the V3AJST bit (bit 7) of the VMRC3 frequency measuring counter/register H (VM3CTH) is cleared or set to 0, then set it to 1 to start frequency measurement.
 - * Allow for a period of 100 μs or longer after setting VMR3ST to 1 till setting V3AJST to 1.
 - Wait until the V3AJEND (bit 6) of the VMRC3 frequency measuring counter/register H (VM3CTH) is set to 1.
 - After V3AJEND is set to 1, read the values of the VMRC3 frequency measuring counters/registers H, M, and L, which give the count of the VMRC3 source oscillation clocks when the input signal from the XT1 pin is used as the reference signal (see Figure 4.3.2 for details).
- 3) Calculate the correction value from the results of the VMRC3 source oscillation frequency measurement.
 - The relationship among the VMRC3 source oscillation frequency, the frequency of the reference signal, and the count value of the VMRC3 frequency measuring counters/registers H, M, and L measured in step 2) is described below.

$$\begin{aligned} &\text{VMRC3 frequency measuring counters/registers H, M, L count value} \\ &= \text{VMRC3 source oscillation frequency} \div \text{reference signal frequency} \end{aligned}$$

- Assuming that the reference signal frequency is 32.768 kHz and the VMRC3 source oscillation frequency is 16 MHz, the count value is approximately “001E8h”.
- If the count value is smaller than “001E8h”, which means that the VMRC3 source oscillation frequency is lower than 16 MHz, increase the correction value. Conversely, decrease the correction value if the count value is greater than “001E8h”.
- Since the adjustment margins of V3RCHB3 to V3RCHB0, V3FCHB2 to V3FCHB0, and V3DCH1 to V3DCH0 vary depending on the supply voltage and ambient temperature, repeat steps 2) and 3) until the optimum correction value is obtained (see Figure 4.3.4, “VMRC3 Source Oscillation Frequency Correction Flowchart”).




Figure 4.3.4 VMRC3 Source Oscillation Frequency Correction Flowchart

4.4 CF Oscillation (Main Clock) Monitoring Function

4.4.1 Overview

The CF oscillation monitor function checks the CF oscillator circuit for normal oscillation when the microcontroller switches the system clock source to CF oscillation for the main clock. This precludes system deadlock and other system malfunctions from being incurred by any abnormalities that occur in the CF oscillator circuit.

4.4.2 Functions

- 1) Main clock oscillation counter
 - Is a 9-bit binary counter used to monitor the operating state of the CF oscillator circuit.
- 2) CF oscillation monitor register
 - Used to start and stop CF oscillation monitoring and to check the operating state of the oscillator circuit.
- 3) To control the CF oscillation monitoring function, it is necessary to manipulate the following special function register:
 - CFLVM

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|------|------|------|-------|------|------|------|------|
| FE57 | HHH0 HH00 | R/W | CFLVM | - | - | - | CFMON | - | - | FIX0 | FIX0 |

4.4.3 Circuit Configuration

The CF oscillation monitor circuit consists of a 9-bit binary counter for monitoring CF oscillation and the CF oscillation monitor register (CFLVM) that controls the binary counter. When the monitor bit of the CF oscillation monitor register is set, the 9-bit binary counter starts counting on the CF oscillation clocks. As CF oscillation continues normally, an overflow eventually occurs in the counter, which resets the monitor bit, indicating that oscillation is continuing normally.

4.4.4 Related Register

4.4.4.1 CF oscillation monitor register(CFLVM) (3-bit register)

- 1) The CF oscillation monitor register is a 3-bit register that is used to control CF oscillation monitoring operation.

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|-------|------|------|------|-------|------|------|------|------|
| FE57 | HHH0 HH00 | R/W | CFLVM | - | - | - | CFMON | - | - | FIX0 | FIX0 |

(bits 7 to 5, 3, 2): These bits do not exist. They are always read as 1.

CFMON (bit 4): CF oscillation monitoring control

Setting this bit to 1 starts monitoring CF oscillation. This bit is eventually reset to 0 if the CF oscillation continues normally. This bit must be reset to 0 to stop monitoring CF oscillation. The period during which CF oscillation clocks are to be counted is calculated as follows:

CF monitoring count time = Source oscillation period × 512

FIX0 (bit 1): Fixed bit

Must always be set to 0.

FIX0 (bit 0): Fixed bit

Must always be set to 0.

4.4.5 CF Oscillation Monitoring Example

- 1) At power-on time, system reset time, or exit from the HOLD mode
 - Switch the system clock to the medium-speed RC or low-speed RC oscillation and start monitoring.
- 2) Oscillation start time of the CF oscillator circuit
 - Wait for several to several scores of milliseconds until the CF oscillator circuit for the main clock starts oscillation stably.
- 3) Configuring for the initiation of CF oscillation monitoring and polling
 - Set the CFMON bit (bit 4) of the CF oscillation monitor register (CFLVM) to 1.
 - Poll the CFMON bit (bit 4); it will be reset to 0 in source oscillation period × 512 if oscillation is continuing normally.
 - It is recommended that step 3) be repeated several times even when normal oscillation is once confirmed. If the confirmation of normal oscillation fails, the application in the set unit should recognize this condition as an oscillation error and take error recovery actions including error handling processing and continuation of step 3).
- 4) Switching the system clock source to CF oscillation for the main clock.

* Proceed with the next processing by the application.

4.5 Standby Function

4.5.1 Overview

This series of microcontrollers supports three standby modes, called the HALT, HOLD, and X'tal HOLD modes, that are used to reduce current consumption at power-failure time or in program standby mode. In a standby mode, the execution of all instructions is suspended.

4.5.2 Functions

- 1) HALT mode
 - The microcontroller suspends the execution of instructions but its peripheral circuits continue processing. (Part of the serial transmission function is stopped.)
 - The HALT mode is entered by setting bit 0 of the PCON register to 1.
 - Bit 0 of the PCON register is cleared and the microcontroller returns to the normal operating mode when a reset occurs or an interrupt request is accepted.
- 2) HOLD mode
 - All oscillations are suspended. The microcontroller suspends the execution of instructions and its peripheral circuits stop processing. (Note 1)
 - The HOLD mode is entered by setting bit 1 of the PCON register to 1 when bit 2 is set to 0. In this case, bit 0 of the PCON register (HALT mode setting flag) is automatically set.
 - When a reset occurs or a HOLD mode release signal (INT0, INT1, INT2, INT4, INT5, or Port 0 interrupt) occurs, bit 1 of the PCON register is cleared and the microcontroller switches into the HALT mode.
- 3) X'tal HOLD mode
 - All oscillations except the subclock oscillation are suspended. The microcontroller suspends the execution of instructions and all the peripheral circuits except the base timer and the infrared remote control receiver circuit stop processing. (Note 1)
 - The X'tal HOLD mode is entered by setting bit 1 of the PCON register to 1 when bit 2 is set to 1. In this case, bit 0 of the PCON register (HALT mode setting flag) is automatically set.
 - When a reset occurs or a X'tal HOLD mode release signal (base timer, infrared remote control receiver, INT0, INT1, INT2, INT4, INT5, or Port 0 interrupt) occurs, bit 1 of the PCON register is cleared and the microcontroller switches into the HALT mode.

Note 1: Do not allow the microcontroller to enter into the HOLD or X'tal HOLD mode while AD conversion is in progress. Make sure that ADSTART (ADCR register, bit 2) is set to 0 before placing the microcontroller into one of the above-mentioned standby modes.

4.5.3 Related Registers

4.5.3.1 Power Control Register (PCON)

- 1) The power control register is a 3-bit register that specifies the operating mode (normal/HALT/HOLD/X'tal HOLD).

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|------|------|------|------|------|--------|------|------|
| FE07 | HHHH H000 | R/W | PCON | - | - | - | - | - | XTIDLE | PDN | IDLE |

(bits 7 to 3): These bits do not exist. They are always read as 1.

XTIDLE (bit 2): X'tal HOLD mode setting flag

PDN (bit 1): HOLD mode setting flag

| XTIDLE | PDN | Operating mode |
|--------|-----|---------------------|
| — | 0 | Normal or HALT mode |
| 0 | 1 | HOLD mode |
| 1 | 1 | X'tal HOLD mode |

- 1) These bits must be set with an instruction.
 - When the microcontroller enters the HOLD mode, all oscillations (main clock, subclock, low-/medium-speed RC, and variable modulation frequency RC) are suspended and the related registers are placed in the states described below.
 If OCR3 register, bit 1 is set to 1, OCR3 register, bit 0 is set and OCR register, bits 4 and 5 and VM3CR register, bit 6 are cleared.
 If OCR3 register, bit 1 is set to 0, OCR register, bits 1, 4, and 5 and VM3CR register, bit 6 are cleared.
 - After the microcontroller is restored from the HOLD mode, the medium- or low-speed RC oscillator starts oscillation and serves as the system clock source according to the values of the OCR and OCR3 registers. The main clock and subclock return to the states that were established before the microcontroller entered the HOLD mode and the variable modulation frequency RC oscillator stops oscillation.
 - When the microcontroller enters the X'tal HOLD mode, all oscillations except subclock (i.e., main clock, low-/medium-speed RC, and variable modulation frequency RC) are suspended, but the states of the OCR, OCR3, and VM3CR registers remain unchanged.
 - Since the main clock and variable modulation frequency RC oscillators cannot establish their oscillation stabilization time after the microcontroller is restored from the X'tal HOLD mode, it is necessary to select either the subclock or low-/medium-speed RC oscillator as the system clock source to be used after the X'tal HOLD mode is entered.
 - Since the X'tal HOLD mode is used usually for low-current clock counting and infrared remote control receive standby, less current will be consumed if the system clock is switched to the subclock and low- and medium-speed RC oscillations are suspended before the X'tal HOLD mode is entered.
- 2) XTIDLE must be cleared with an instruction.
- 3) PDN is cleared when a HOLD mode release signal (base timer, infrared remote control receiver, INT0, INT1, INT2, INT4, INT5, or port 0 interrupt) or a reset occurs.
- 4) Bit 0 is automatically set to 1 when PDN is set.

Standby

IDLE (bit 0): HALT mode setting flag

- 1) Setting this bit places the microcontroller into the HALT mode.
- 2) This bit is automatically set whenever bit 1 is set.
- 3) This bit is cleared on acceptance of an interrupt request or on receipt of a reset signal.

Table 4.5.1 Standby Mode Operations

| Item/mode | Reset State | HALT Mode | HOLD Mode | X'tal HOLD Mode |
|---|---|---|--|--|
| Entry conditions | <ul style="list-style-type: none"> • RES applied • Reset from watchdog timer | <ul style="list-style-type: none"> • PCON register Bit 1 = 0 Bit 0 = 1 | <ul style="list-style-type: none"> • PCON register Bit 2 = 0 Bit 1 = 1 | <ul style="list-style-type: none"> • PCON register Bit 2 = 1 Bit 1 = 1 |
| Data changed on entry | <ul style="list-style-type: none"> • Initialized as shown in separate table. | <ul style="list-style-type: none"> • WDT register, bits 2 to 0 are cleared if WDT register, bit 4 is set. | <ul style="list-style-type: none"> • WDT register, bits 2 to 0 are cleared if WDT register, bit 4 is set. • PCON register, bit 0 is set. • VM3CR register, bit 6 is cleared. • OCR register, bits 5, 4, and 1 are cleared if OCR3 register, bit 1 is set to 0. • OCR3 register, bit 0 is set, and OCR register, bits 5 and 4 are cleared if OCR3 register, bit 1 is set to 1. | <ul style="list-style-type: none"> • WDT register, bits 2 to 0 are cleared if WDT register, bit 4 is set. • PCON register, bit 0 is set. |
| Main clock oscillation | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • State established at entry time | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • Stopped |
| Low-speed RC oscillation | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • State established at entry time | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • Stopped |
| Medium-speed RC oscillation | <ul style="list-style-type: none"> • Running | <ul style="list-style-type: none"> • State established at entry time | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • Stopped |
| Subclock oscillation | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • State established at entry time | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • State established at entry time |
| Variable modulation frequency RC oscillation | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • State established at entry time | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • Stopped |
| CPU | <ul style="list-style-type: none"> • Initialized | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • Stopped |
| I/O pin state | <ul style="list-style-type: none"> • See Table 4.5.2. | ← | ← | ← |
| RAM | <ul style="list-style-type: none"> • RES: Unpredictable • When watchdog timer reset: Data preserved | <ul style="list-style-type: none"> • Data preserved | <ul style="list-style-type: none"> • Data preserved | <ul style="list-style-type: none"> • Data preserved |
| Base timer | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • State established at entry time | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • State established at entry time |
| Infrared remote control receiver circuit | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • State established at entry time | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • State established at entry time |
| Peripheral modules except base timer and infrared remote control receiver circuit | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • State established at entry time (Note 2) | <ul style="list-style-type: none"> • Stopped | <ul style="list-style-type: none"> • Stopped |
| Exit conditions | <ul style="list-style-type: none"> • Entry conditions canceled. | <ul style="list-style-type: none"> • Interrupt request accepted. • Reset/entry conditions established | <ul style="list-style-type: none"> • Interrupt request from INT0 to INT2, INT4, INT5 or port 0 • Reset/entry conditions established | <ul style="list-style-type: none"> • Interrupt request from INT0 to INT2, INT4, INT5, port 0, base timer, or infrared remote control receiver circuit • Reset/entry conditions established |
| Returned mode | <ul style="list-style-type: none"> • Normal mode | <ul style="list-style-type: none"> • Normal mode (Note1) | <ul style="list-style-type: none"> • HALT (Note1) | <ul style="list-style-type: none"> • HALT (Note1) |
| Data changed on exit | <ul style="list-style-type: none"> • None | <ul style="list-style-type: none"> • PCON register, bit 0 is cleared. | <ul style="list-style-type: none"> • PCON register, bit 1 is cleared. | <ul style="list-style-type: none"> • PCON register, bit 1 is cleared. |

Note 1: The microcontroller switches into the reset state if it exits the current mode on the establishment of reset/entry conditions.

Note 2: Part of the serial transmission function is stopped.

Standby

Table 4.5.2 Pin States and Operating Modes (this series)

| Pin Name | Reset Time | Normal Mode | HALT Mode | HOLD Mode | On Exit from HOLD |
|----------|---|---|-----------|---|---|
| RES | • I/O pin | ← | ← | ← | ← |
| XT1 | <ul style="list-style-type: none"> • Input pin • X'tal oscillator will not start. • Feedback resistor between XT1 and XT2 is turned off. | <ul style="list-style-type: none"> • Controlled by register OCR (FE0EH) as X'tal oscillator input pin. • XT1 data can be read through a register (FE0EH) (0 is always read in oscillation mode). • Feedback resistor between XT1 and XT2 is controlled by a program. | ← | <ul style="list-style-type: none"> • Oscillation suspended when used as X'tal oscillator input pin. * Oscillation state maintained in X'tal HOLD mode. • Feedback resistor between XT1 and XT2 is in the state established at entry time. | <ul style="list-style-type: none"> • HOLD mode established at entry time |
| XT2 | <ul style="list-style-type: none"> • Input pin • X'tal oscillator will not start. • Feedback resistor between XT1 and XT2 is turned off. | <ul style="list-style-type: none"> • Controlled by register OCR (FE0EH) as X'tal oscillator output pin. • XT2 data can be read through a register OCR (FE0EH). • I/O is controlled by a program. • Feedback resistor between XT1 and XT2 is controlled by a program. | ← | <ul style="list-style-type: none"> • Oscillation suspended when used as X'tal oscillator output pin. • Always set to VDD level regardless of XT1 state. * Oscillation state maintained in X'tal HOLD mode. • Feedback resistor between XT1 and XT2 is in the state established at entry time. | <ul style="list-style-type: none"> • HOLD mode established at entry time |
| CF1 | <ul style="list-style-type: none"> • Input pin • CF oscillator will not start. • Feedback resistor between CF1 and CF2 is turned off. | <ul style="list-style-type: none"> • Controlled by register OCR2 (FE43H) as CF oscillator input pin • Oscillation enable/disable controlled by register OCR (FE0EH) • CF1 data can be read through a register (FE43H) (0 is always read in oscillation mode). • Feedback resistor between CF1 and CF2 is controlled by a program.. | ← | <ul style="list-style-type: none"> • Oscillation suspended when used as CF oscillator input pin • Feedback resistor between CF1 and CF2 is in the state established at entry time. | <ul style="list-style-type: none"> • HOLD mode established at entry time |
| CF2 | <ul style="list-style-type: none"> • Input pin • CF oscillator will not start. • Feedback resistor between CF1 and CF2 is turned off. | <ul style="list-style-type: none"> • Controlled by register OCR2 (FE43H) as CF oscillator output pin • Oscillation enable/disable controlled by register OCR (FE0EH) • CF2 data can be read through a register (FE43H) (0 is always read in oscillation mode). • I/O is controlled by a program. • Always set to VDD level regardless of CF1 state if oscillation is suspended in oscillation mode. • Feedback resistor between CF1 and CF2 is controlled by a program. | ← | <ul style="list-style-type: none"> • Oscillation suspended when used as CF oscillator output pin • Always set to VDD level regardless of CF1 state. • Feedback resistor between CF1 and CF2 is in the state established at entry time. | <ul style="list-style-type: none"> • HOLD mode established at entry time |

Continued on next page

Continued from preceding page

Table 4.5.2 Pin States and Operating Modes (this series)

| Pin Name | Reset Time | Normal Mode | HALT Mode | HOLD Mode | On Exit from HOLD |
|----------|--|---|---|-----------|--|
| P00-P07 | <ul style="list-style-type: none"> • Input mode • Pull-up resistor off | <ul style="list-style-type: none"> • Input/output/pull-up resistor controlled by a program. | ← | ← | ← |
| P10-P17 | <ul style="list-style-type: none"> • Input mode • Pull-up resistor off | <ul style="list-style-type: none"> • Input/output/pull-up resistor controlled by a program. | ← | ← | ← |
| P20-P27 | <ul style="list-style-type: none"> • Input mode • Pull-up resistor off | <ul style="list-style-type: none"> • Input/output/pull-up resistor controlled by a program. | ← | ← | ← |
| P31-P36 | <ul style="list-style-type: none"> • Input mode • Pull-up resistor off | <ul style="list-style-type: none"> • Input/output/pull-up resistor controlled by a program. | ← | ← | ← |
| P70 | <ul style="list-style-type: none"> • Input mode • Pull-up resistor off | <ul style="list-style-type: none"> • Input/output/pull-up resistor controlled by a program. • N-channel output transistor for watchdog timer controlled by a program (it takes 1920 to 2048 Tcyc for the transistor to turn off because on time is automatically extended). | <ul style="list-style-type: none"> • Input mode • Pull-up resistor off • N-channel output transistor for watchdog timer is off (automatic on-time extension function reset). | ← | <ul style="list-style-type: none"> • Same as in normal mode |
| P71-P73 | <ul style="list-style-type: none"> • Input mode • Pull-up resistor off | <ul style="list-style-type: none"> • Input/output/pull-up resistor controlled by a program. | ← | ← | ← |




Figure 4.5.1 Standby Mode State Transition Diagram

4.6 Reset Function

4.6.1 Overview

The reset function initializes the microcontroller when it is powered on or while it is running.

4.6.2 Functions

This series of microcontrollers provides the following two types of resetting function:

- 1) External reset via the $\overline{\text{RES}}$ pin
 - The microcontroller is reset without fail by applying and holding a low level to the $\overline{\text{RES}}$ pin for 200 μs or longer. Note, however, that a low level of a small duration (less than 200 μs) is likely to trigger a reset.
 - The $\overline{\text{RES}}$ pin can serve as a power-on reset pin when it is provided with an external time constant element.
- 2) Runaway detection/reset function using a watchdog timer
 - The watchdog timer of this series of microcontrollers can be used to detect and reset runaway conditions by connecting a resistor and a capacitor to its external interrupt pin (P70/INT0/T0LCP) and making an appropriate time constant element.

An example of a resetting circuit is shown in Figure 4.6.1.




Figure 4.6.1 Sample Reset Circuit Block Diagram

Reset

4.6.3 Reset State

When a reset is generated by the $\overline{\text{RES}}$ pin or watchdog timer, the hardware functional blocks of the microcontroller are initialized by a reset signal that is in synchronization with the system clock.

Since the system clock is switched to the internal medium-speed RC oscillator when a reset occurs, hardware initialization is also carried out immediately even at power-on time. To use the main clock subsequently, enable the oscillation of the main clock, wait until the oscillation gets stabilized, then switch the system clock source to the main clock.

On reset, the program counter is initialized to the program start address that is selected through a user option. The special function registers (SFRs) are also initialized to the values that are listed in the Special Function Register (SFR) Map shown in Appendix A-I.

<Notes and precautions>

- *The stack pointer is initialized to 0000H.*
- *Data RAM is never initialized by a reset. Consequently, the contents of RAM are unpredictable at power-on time.*

4.7 Watchdog Timer Function

4.7.1 Overview

This series of microcontrollers incorporates a watchdog timer that, with an external RC circuit, detects program runaway conditions.

The watchdog timer charges the external RC circuit that is connected to the P70/INT0/T0LCP pin and, when the level at the pin reaches the high level, triggers a reset or interrupt, regarding that a program runaway occurred.

4.7.2 Functions

1) Detection of a runaway condition

A program that discharges the RC circuit periodically needs to be prepared. If such a program hangs, it will not execute instructions that discharge the RC circuit. Consequently, the P70/INT0/T0LCP pin goes to the high level, causing the watchdog timer to detect a program runaway condition.

2) Actions to be taken following the detection of a runaway condition

The microcontroller can take one of the following actions when the watchdog timer detects a program runaway:

- Reset (program reexecution)
- External interrupt INT0 generation (program continuation)

The priority of the external interrupt INT0 can be changed using the master interrupt enable control register (IE).

4.7.3 Circuit Configuration

The watchdog timer is made up of a high-threshold buffer, a pulse stretcher circuit, and a watchdog timer control register. Its configuration diagram is shown in Figure 4.7.1.

- High threshold buffer

The high-threshold buffer detects the charging voltage of the external capacitor.

- Pulse stretcher circuit

The pulse stretcher circuit discharges the external capacitor for longer than the specified time to ensure reliable discharging. The stretching time is from 1,920 to 2,048 Tcyc.

- Watchdog timer control register (WDT)

The watchdog timer control register controls the operation of the watchdog timer.

Watchdog timer




Figure 4.7.1 Watchdog Timer Circuit

4.7.4 Related Registers

1) Watchdog timer control register (WDT)

| Address | Initial value | R/W | Name | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|------|--------|------|-------|--------|------|--------|--------|--------|
| FE0F | 0H00 H000 | R/W | WDT | WDTFLG | - | WDTB5 | WDTHLT | - | WDTCLR | WDTRST | WDTRUN |

| Bit Name | Function |
|----------------|--|
| WDTFLG (bit 7) | Runaway detection flag |
| | 0: No runaway 1: runaway |
| WDTB5 (bit 5) | General-purpose flag |
| | Can be used as a general-purpose flag. |
| WDTHLT (bit 4) | HALT/HOLD mode function control |
| | 0: Enables the watchdog timer. 1: Disables the watchdog timer. |
| WDTCLR (bit 2) | Watchdog timer clear control |
| | 0: Disables the watchdog timer for clearing. 1: Enables the watchdog timer for clearing. |
| WDTRST (bit 1) | Runaway-time reset control |
| | 0: Suppresses resetting on a runaway condition. 1: Triggers a reset on a runaway condition. |
| WDTRUN (bit 0) | Watchdog timer operation control |
| | 0: Maintains watchdog timer operating state. 1: Starts watchdog timer operation. |

WDTFLG (bit 7): Runaway detection flag

This bit is set when a program runaway is detected by the watchdog timer. The application can identify the occurrence of a program runaway by monitoring this bit (provided that WDTRST is set to 1).

This bit is not reset automatically. It must be reset with an instruction.

WDTB5 (bit 5): General-purpose flag

This bit can be used as a general-purpose flag.

Manipulating this bit exert no influence on the operation of the functional block.

WDTHLT (bit 4): HALT/HOLD mode function control

This bit enables (0) or disables (1) the watchdog timer when the microcontroller is in the HALT or HOLD state. When this bit is set to 1, WDTCLR, WDTRST, and WDTRUN are reset and the watchdog timer is stopped in the HALT or HOLD state. When this bit is set to 0, WDTCLR, WDTRST, and WDTRUN remain unchanged and the watchdog timer continues operation even when the microcontroller enters the HALT or HOLD state.

To use the watchdog timer function after the microcontroller returns to the normal operating mode from the HALT or HOLD mode with this bit set to 1, initialize and set up the watchdog timer again for starting the watchdog timer.

WDTCLR (bit 2): Watchdog timer clear control

This bit enables (1) or disables (0) the discharge of capacitance from the external capacitor when the watchdog timer is running (WDTRUN=1). If a watchdog timer clear instruction is executed when this bit is set to 1, the pin P70/INT0/T0LCP N-channel transistor is turned on, discharging the external capacitors and clearing the watchdog timer. The pulse stretcher also functions during this process. Setting the bit to 0 disables operation of the N-channel transistors and clearing of the watchdog timer.

If this bit is set to 1 when the watchdog timer is inactive (WDTRUN=0), the N-channel transistor at pin P70/INT0/T0LCP is turned on, discharging the external capacitors and clearing the watchdog timer.

WDTRST (bit 1): Runaway-time reset control

This bit enables (1) or disables (0) the reset sequence that is to be executed when the watchdog timer detects a program runaway condition. If this bit is set to 1, the microcontroller reexecutes the program starting at the program start address, which is selected through a user option, when a program runaway condition is detected. If this bit is set to 0, no reset occurs when a program runaway is detected. Instead, an external interrupt INT0 is generated and a call is made to vector address 0003H.

WDTRUN (bit 0): Watchdog timer operation control

This bit starts (1) or maintains the state of (0) the watchdog timer. A 1 in this bit starts the watchdog timer function and a 0 exerts no influence on the operation of the watchdog timer. This means, that once the watchdog timer is started, a program will not be able to stop the watchdog timer (stopped by a reset).

Caution!

If WDTRST is set to 1, a reset is triggered when the pin P70/INT0/T0LCP goes to the high level even if the watchdog timer is inactive.

The N-channel transistor at pin P70/INT0/T0LCP is turned on if the watchdog timer clear control bit (WDTCLR) is set to 1 when the watchdog timer is inactive (WDTRUN = 0).

Keep this in mind when programming if the watchdog timer function is not to be used. More current than usual may be consumed depending on the program or application circuit.

- 2) Master interrupt enable control register (IE)
See subsection 4.1.4.1, "Master interrupt Enable Control Register," for details.
- 3) Port 7 control register (P7)
See subsection 3.5.3.1, "Port 7 Control Register," for details.

Watchdog timer

4.7.5 Using the Watchdog Timer

Code a program so that instructions for clearing the watchdog timer periodically are executed. Select the resistance R and the capacitance C such that the time constant of the external RC circuit is greater than the time interval required to clear the watchdog timer.

1) Initializing the watchdog timer

All bits of the watchdog timer control register (WDT) are reset when an external reset is triggered through the RES pin. If the P70/INT0/T0LCP pin has been charged up to the high level, discharge it down to the low level before starting the watchdog timer. The built-in N-channel transistor is used for discharging. Since it has an on-resistance, a discharging time equal to the time constant of the external capacitance is required.

Set bits 0 and 4 of the Port 7 control register (P7:FE5C) to 0, 0 or 1, 1 to make the P70 port output open.

- Starting discharge

Load WDT with 04H to turn on the N-channel transistor at the P70/INT0/T0LCP pin to start discharging the capacitor.

- Checking the low level

Checking for data at the P70/INT0/T0LCP pin

Read the data at the P70/INT0/T0LCP pin with a LD or similar instruction. A 0 indicates that the P70/INT0/T0LCP pin is at the low level.

2) Starting the watchdog timer

(1) Set bit 2 (WDTCLR) and bit 0 (WDTRUN) to 1.

(2) Also set bit 1 (WDTRST) to 1 at the same time when a reset is to be triggered when a runaway condition is detected.

(3) To suspend the operation of the watchdog timer in the HOLD or HALT mode, set bit 4 (WDTHLT) at the same time.

The watchdog timer starts functioning when bit 0 (WDTRUN) is set to 1. Once the watchdog timer starts operation, the watchdog timer control register (WDT) is disabled for write; it is allowed only to clear the watchdog timer and read the watchdog timer control register (WDT). Consequently, the watchdog timer can never be stopped with an instruction. The function of the watchdog timer is stopped only when a reset occurs or when the microcontroller enters the HALT or HOLD mode with WDTHLT being set. In this case, bits WDTCLR, WDTRST, and WDTRUN are reset.

3) Clearing the watchdog timer

Immediately when power is turned on, charging the external RC circuit that is connected to the P70/INT0/T0LCP pin is started. When voltage at this pin reaches the high level, a reset or interrupt is generated as specified in the watchdog timer control register (WDT). To run the program in the normal mode, it is necessary to periodically discharge the RC circuit before the voltage at the P70/INT0/T0LCP pin reaches the high level (clearing the watchdog timer). Execute the following instruction to clear the watchdog timer while it is running:

| |
|--------------|
| MOV #55H,WDT |
|--------------|

This instruction turns on the N-channel transistor at the P70/INT0/T0LCP pin. Owing to the pulse stretcher function (keeps the transistor on after the MOV instruction is executed), the capacitor keeps discharging for a period from a minimum of 1,920 cycle times to a maximum of 2,048 cycle times.

4) Detecting a runaway condition

Unless the above-mentioned instruction is executed periodically, the external RC circuit keeps charging because the watchdog timer is not cleared. As charging proceeds and the voltage at the P70/INT0/T0LCP pin reaches the high level, the watchdog timer considers that a program runaway has occurred and triggers a reset or interrupt. In this case, the runaway detection flag (WDTFLG) is set (provided that WDTRST is set to 1).

If WDTRST is found to be 1 in this case, a reset occurs and execution restarts at the program start address which is selected through a user option. If WDTRST is 0, an external interrupt (INT0) is generated and control is transferred to vector address 0003H.

- Hints on Use**

- 1) To realize ultra-low-power operation using the HOLD mode, it is necessary not to use the watchdog timer at all or to disable the watchdog timer from running in the HOLD mode by setting WDTHLT to 1.

Be sure to set WDTCLR to 0 when the watchdog timer is not to be used.

- 2) The P70/INT0/T0LCP pin has two input levels. The threshold level of the input pins of the watchdog timer circuit is higher than that of the port inputs and the interrupt detection level.

Refer to the latest "SANYO Semiconductor Data Sheet" for the input levels..




Figure 4.7.2 P70/INT0/T0LCP Pin (P70 Setting: Pull-up Resistor OFF)

Watchdog timer

- 3) The external resistor to be connected to the watchdog timer can be omitted by setting bits 4 and 0 of the Port 7 control register (P7:FE5C) to 0 and 1 and connecting a programmable pull-up resistor to the P70/INT0/T0LCP pin (see Figure 4.7.3).

The resistance of the pull-up resistor to be adopted in this case varies according to the power source voltage VDD. Calculate the time constant of the watchdog timer while referring to the latest “SANYO Semiconductor Data Sheet.”




Figure 4.7.3 Sample Application Circuit with a Programmable Pull-up Resistor

- 4) When the microcontroller enters the HALT or HOLD mode with WDTHLT being set to 1, bits WDTCLR, WDTRST, and WDTRUN are reset. To use the watchdog timer function after the microcontroller returns to the normal operating mode from the HALT or HOLD mode, initialize and set up the watchdog timer again for starting the watchdog timer.

Appendixes

Table of Contents

Appendix I

- Special Functions Register (SFR) Map

Appendix-II

- Port 0 Block Diagram
- Port 1 Block Diagram
- Port 2 Block Diagram
- Port 3 Block Diagram
- Port 7 Block Diagram
- Port PWM0, PWM1 Block Diagram

| Address | Initial value | R/W | LC872W00 | Remarks | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|----------|------------------------|------|--------|---------|---------|---------|--------|---------|---------|---------|
| 0-05FF | XXXXX XXXX | R/W | RAM1536B | 9 bits long | | | | | | | | | |
| FE00 | 0000 0000 | R/W | AREG | | – | AREG7 | AREG6 | AREG5 | AREG4 | AREG3 | AREG2 | AREG1 | AREG0 |
| FE01 | 0000 0000 | R/W | BREG | | – | BREG7 | BREG6 | BREG5 | BREG4 | BREG3 | BREG2 | BREG1 | BREG0 |
| FE02 | 0000 0000 | R/W | CREG | | – | CREG7 | CREG6 | CREG5 | CREG4 | CREG3 | CREG2 | CREG1 | CREG0 |
| FE03 | | | | | | | | | | | | | |
| FE04 | | | | | | | | | | | | | |
| FE05 | 1111 1111 | R | IFLGR | Interrupt sources | – | IFLGR7 | IFLGR6 | IFLGR5 | IFLGR4 | IFLGR3 | IFLGR2 | IFLGR1 | IFLGR0 |
| FE06 | 0000 0000 | R/W | PSW | | – | CY | AC | PSWB5 | PSWB4 | LDCBNK | OV | R8 | PARITY |
| FE07 | HHHH H000 | R/W | PCON | | – | – | – | – | – | – | XTIDLE | PDN | IDLE |
| FE08 | 0000 HH00 | R/W | IE | (bits 6-4 are R/O) | – | IE7 | XFLG | HFLG | LFLG | – | – | XCNT1 | XCNT0 |
| FE09 | 0000 0000 | R/W | IP | | – | IP4B | IP43 | IP3B | IP33 | IP2B | IP23 | IP1B | IP13 |
| FE0A | 0000 0000 | R/W | SPL | | – | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 |
| FE0B | 0000 0000 | R/W | SPH | | – | SP15 | SP14 | SP13 | SP12 | SP11 | SP10 | SP9 | SP |
| FE0C | HHHH H000 | R/W | CLKDIV | | – | – | – | – | – | – | CLKDV2 | CLKDV1 | CLKDV0 |
| FE0D | | | | | | | | | | | | | |
| FE0E | 0000 XX00 | R/W | OCR | (bits 3-2 are R/O) | – | CLKSGL | EXTOSC | CLKCB5 | CLKCB4 | XT2IN | XT1IN | RCSTOP | CFSTOP |
| FE0F | 0H00 H000 | R/W | WDT | Watchdog timer control | – | WDTFLG | – | WDTB5 | WDTHLT | – | WDTCLR | WDRST | WDRUN |
| FE10 | 0000 0000 | R/W | TOCNT | Timer0 control | – | TOHRUN | TOLRUN | TOLONG | TOLEXT | TOHCMP | TOHIE | TOLCMP | TOLIE |
| FE11 | 0000 0000 | R/W | TOPRR | | – | TOPRR7 | TOPRR6 | TOPRR5 | TOPRR4 | TOPRR3 | TOPRR2 | TOPRR1 | TOPRR0 |
| FE12 | 0000 0000 | R | TOL | | – | TOL7 | TOL6 | TOL5 | TOL4 | TOL3 | TOL2 | TOL1 | TOL0 |
| FE13 | 0000 0000 | R | TOH | | – | TOH7 | TOH6 | TOH5 | TOH4 | TOH3 | TOH2 | TOH1 | TOH0 |
| FE14 | 0000 0000 | R/W | TOLR | | – | TOLR7 | TOLR6 | TOLR5 | TOLR4 | TOLR3 | TOLR2 | TOLR1 | TOLR0 |
| FE15 | 0000 0000 | R/W | TOHR | | – | TOHR7 | TOHR6 | TOHR5 | TOHR4 | TOHR3 | TOHR2 | TOHR1 | TOHR0 |
| FE16 | XXXX XXXX | R | TOCAL | | – | TOCAL7 | TOCAL6 | TOCAL5 | TOCAL4 | TOCAL3 | TOCAL2 | TOCAL1 | TOCAL0 |
| FE17 | XXXX XXXX | R | TOCAH | | – | TOCAH7 | TOCAH6 | TOCAH5 | TOCAH4 | TOCAH3 | TOCAH2 | TOCAH1 | TOCAH0 |
| FE18 | 0000 0000 | R/W | T1CNT | Timer1 control | – | T1HRUN | T1LRUN | T1LONG | T1PWM | T1HCMP | T1HIE | T1LCMP | T1LIE |
| FE19 | 0000 0000 | R/W | T1PRR | | – | T1HPRE | T1HPRC2 | T1HPRC1 | T1HPRC0 | T1LPRE | T1LPRC2 | T1LPRC1 | T1LPRC0 |
| FE1A | 0000 0000 | R | T1L | | – | T1L7 | T1L6 | T1L5 | T1L4 | T1L3 | T1L2 | T1L1 | T1L0 |
| FE1B | 0000 0000 | R | T1H | | – | T1H7 | T1H6 | T1H5 | T1H4 | T1H3 | T1H2 | T1H1 | T1H0 |
| FE1C | 0000 0000 | R/W | T1LR | | – | T1LR7 | T1LR6 | T1LR5 | T1LR4 | T1LR3 | T1LR2 | T1LR1 | T1LR0 |
| FE1D | 0000 0000 | R/W | T1HR | | – | T1HR7 | T1HR6 | T1HR5 | T1HR4 | T1HR3 | T1HR2 | T1HR1 | T1HR0 |

| Address | Initial value | R/W | LC872W00 | Remarks | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|----------|--------------------|--------|--------|---------|---------|---------|---------|---------|---------|---------|
| FE1E | | | | | | | | | | | | | |
| FE1F | | | | | | | | | | | | | |
| FE20 | 0000 HHHH | R/W | PWMOL | | – | PWMOL3 | PWMOL2 | PWMOL1 | PWMOL0 | – | – | – | – |
| FE21 | 0000 0000 | R/W | PWMOH | | – | PWMOH7 | PWMOH6 | PWMOH5 | PWMOH4 | PWMOH3 | PWMOH2 | PWMOH1 | PWMOH0 |
| FE22 | 0000 HHHH | R/W | PWM1L | | – | PWM1L3 | PWM1L2 | PWM1L1 | PWM1L0 | – | – | – | – |
| FE23 | 0000 0000 | R/W | PWM1H | | – | PWM1H7 | PWM1H6 | PWM1H5 | PWM1H4 | PWM1H3 | PWM1H2 | PWM1H1 | PWM1H0 |
| FE24 | 0000 0000 | R/W | PWMOC | PWM0/PWM1 control | – | PWMOC7 | PWMOC6 | PWMOC5 | PWMOC4 | ENPWM1 | ENPWM0 | PWM0OV | PWM0IE |
| FE25 | HHHH HHXX | R | PWM01P | | – | – | – | – | – | – | – | PWM11N | PWM01N |
| FE26 | | | | | | | | | | | | | |
| FE27 | | | | | | | | | | | | | |
| FE28 | | | | | | | | | | | | | |
| FE29 | | | | | | | | | | | | | |
| FE2A | | | | | | | | | | | | | |
| FE2B | | | | | | | | | | | | | |
| FE2C | | | | | | | | | | | | | |
| FE2D | | | | | | | | | | | | | |
| FE2E | | | | | | | | | | | | | |
| FE2F | | | | | | | | | | | | | |
| FE30 | 0000 0000 | R/W | SCON0 | SI00 control | – | SI0BNK | SI0WRT | SI0RUN | SI0CTR | SI0DIR | SI0OVR | SI0END | SI0IE |
| FE31 | 0000 0000 | R/W | SBUF0 | | – | SBUF07 | SBUF06 | SBUF05 | SBUF04 | SBUF03 | SBUF02 | SBUF01 | SBUF00 |
| FE32 | 0000 0000 | R/W | SBR0 | | – | SBRG07 | SBRG06 | SBRG05 | SBRG04 | SBRG03 | SBRG02 | SBRG01 | SBRG00 |
| FE33 | 0000 0000 | R/W | SCTR0 | | – | SCTR07 | SCTR06 | SCTR05 | SCTR04 | SCTR03 | SCTR02 | SCTR01 | SCTR00 |
| FE34 | 0000 0000 | R/W | SCON1 | SI01 control | – | SI1M1 | SI1M0 | SI1RUN | SI1REC | SI1DIR | SI1OVR | SI1END | SI1IE |
| FE35 | 00000 0000 | R/W | SBUF1 | 9-bit register | SBUF18 | SBUF17 | SBUF16 | SBUF15 | SBUF14 | SBUF13 | SBUF12 | SBUF11 | SBUF10 |
| FE36 | 0000 0000 | R/W | SBR1 | | – | SBRG17 | SBRG16 | SBRG15 | SBRG14 | SBRG13 | SBRG12 | SBRG11 | SBRG10 |
| FE37 | 0000 0000 | R/W | SWCON0 | (bits 4-0 are R/O) | – | SOWSTP | SWCONB6 | SWCONB5 | SOXBYT4 | SOXBYT3 | SOXBYT2 | SOXBYT1 | SOXBYT0 |
| FE38 | | | | | | | | | | | | | |
| FE39 | | | | | | | | | | | | | |
| FE3A | | | | | | | | | | | | | |
| FE3B | | | | | | | | | | | | | |
| FE3C | 0000 0000 | R/W | T45CNT | Timer4/5 control | – | T5C1 | T5C0 | T4C1 | T4C0 | T5OV | T5IE | T4OV | T4IE |
| FE3D | | | | | | | | | | | | | |


| Address | Initial value | R/W | LC872W00 | Remarks | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|----------|-------------------------------|------|----------|----------|----------|----------|---------|---------|---------|---------|
| FE3E | 0000 0000 | R/W | T4R | | – | T4R7 | T4R6 | T4R5 | T4R4 | T4R3 | T4R2 | T4R1 | T4R0 |
| FE3F | 0000 0000 | R/W | T5R | | – | T5R7 | T5R6 | T5R5 | T5R4 | T5R3 | T5R2 | T5R1 | T5R0 |
| FE40 | 0000 0000 | R/W | P0 | | – | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| FE41 | 0000 0000 | R/W | P0DDR | | – | P07DDR | P06DDR | P05DDR | P04DDR | P03DDR | P02DDR | P01DDR | P00DDR |
| FE42 | 0000 0000 | R/W | P0FCR | | – | T70E | T60E | P0FLG | P0IE | CLK0EN | CLK0DV2 | CLK0DV1 | CLK0DV0 |
| FE43 | 00XX 0000 | R/W | OCR2 | (bits 5–4 are R/O) | – | OCR2B7 | ECF0SC | CF21N | CF11N | CF2DR | CF2DT | XT2DR | XT2DT |
| FE44 | 0000 0000 | R/W | P1 | | – | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
| FE45 | 0000 0000 | R/W | P1DDR | | – | P17DDR | P16DDR | P15DDR | P14DDR | P13DDR | P12DDR | P11DDR | P10DDR |
| FE46 | 0000 0000 | R/W | P1FCR | | – | P17FCR | P16FCR | P15FCR | P14FCR | P13FCR | P12FCR | P11FCR | P10FCR |
| FE47 | 00H0 H0H0 | R/W | P1TST | | – | FIX0 | FIX0 | – | FIX0 | – | DSNK0T | – | FIX0 |
| FE48 | 0000 0000 | R/W | P2 | | – | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 |
| FE49 | 0000 0000 | R/W | P2DDR | | – | P27DDR | P26DDR | P25DDR | P24DDR | P23DDR | P22DDR | P21DDR | P20DDR |
| FE4A | 0000 0000 | R/W | I45CR | INT4/5 control | – | INT5HEG | INT5LEG | INT5IF | INT5IE | INT4HEG | INT4LEG | INT4IF | INT4IE |
| FE4B | 0000 0000 | R/W | I45SL | | – | I5SL3 | I5SL2 | I5SL1 | I5SL0 | I4SL3 | I4SL2 | I4SL1 | I4SL0 |
| FE4C | H000 000H | R/W | P3 | | – | – | P36 | P35 | P34 | P33 | P32 | P31 | – |
| FE4D | H000 000H | R/W | P3DDR | | – | – | P36DDR | P35DDR | P34DDR | P33DDR | P32DDR | P31DDR | – |
| FE4E | | | | | | | | | | | | | |
| FE4F | 0000 0000 | R/W | P0HPU | | – | P07HPU | P06HPU | P05HPU | P04HPU | P03HPU | P02HPU | P01HPU | P00HPU |
| FE50 | | | | | | | | | | | | | |
| FE51 | | | | | | | | | | | | | |
| FE52 | | | | | | | | | | | | | |
| FE53 | | | | | | | | | | | | | |
| FE54 | | | | | | | | | | | | | |
| FE55 | | | | | | | | | | | | | |
| FE56 | | | | | | | | | | | | | |
| FE57 | HHH0 HH00 | R/W | CFLVM | | – | – | – | – | CFMON | – | – | FIX0 | FIX0 |
| FE58 | 0000 0000 | R/W | ADCRC | 12-bit AD control | – | ADCHSEL3 | ADCHSEL2 | ADCHSEL1 | ADCHSEL0 | ADCR3 | ADSTART | ADENDF | ADIE |
| FE59 | 0000 0000 | R/W | ADMRC | 12-bit AD mode | – | ADMD4 | ADMD3 | ADMD2 | ADMD1 | ADMD0 | ADMR2 | ADTM1 | ADTM0 |
| FE5A | 0000 0000 | R/W | ADRLC | 12-bit AD conversion result L | – | DATAL3 | DATAL2 | DATAL1 | DATAL0 | ADRL3 | ADRL2 | ADRL1 | ADTM2 |
| FE5B | 0000 0000 | R/W | ADRHC | 12-bit AD conversion result H | – | DATA7 | DATA6 | DATA5 | DATA4 | DATA3 | DATA2 | DATA1 | DATA0 |
| FE5C | 0000 0000 | R/W | P7 | | – | P73DDR | P72DDR | P71DDR | P70DDR | P73DT | P72DT | P71DT | P70DT |
| FE5D | 0000 0000 | R/W | I01CR | INT0/INT1 control | – | INT1LH | INT1LV | INT1IF | INT1IE | INT0LH | INT0LV | INT0IF | INT0IE |

| Address | Initial value | R/W | LC872W00 | Remarks | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|----------|-------------------|------|---------|---------|--------|--------|---------|---------|--------|----------|
| FE5E | 0000 0000 | R/W | I23CR | INT2/INT3 control | – | INT3HEG | INT3LEG | INT3IF | INT3IE | INT2HEG | INT2LEG | INT2IF | INT2IE |
| FE5F | 0000 0000 | R/W | ISL | | – | STOHCP | STOLCP | BTIMC1 | BTIMC0 | BUZON | NFSEL | NFON | STOIN |
| FE60 | | | | | | | | | | | | | |
| FE61 | | | | | | | | | | | | | |
| FE62 | | | | | | | | | | | | | |
| FE63 | | | | | | | | | | | | | |
| FE64 | | | | | | | | | | | | | |
| FE65 | | | | | | | | | | | | | |
| FE66 | | | | | | | | | | | | | |
| FE67 | | | | | | | | | | | | | |
| FE68 | | | | | | | | | | | | | |
| FE69 | | | | | | | | | | | | | |
| FE6A | | | | | | | | | | | | | |
| FE6B | | | | | | | | | | | | | |
| FE6C | | | | | | | | | | | | | |
| FE6D | | | | | | | | | | | | | |
| FE6E | | | | | | | | | | | | | |
| FE6F | | | | | | | | | | | | | |
| FE70 | | | | | | | | | | | | | |
| FE71 | | | | | | | | | | | | | |
| FE72 | | | | | | | | | | | | | |
| FE73 | | | | | | | | | | | | | |
| FE74 | | | | | | | | | | | | | |
| FE75 | | | | | | | | | | | | | |
| FE76 | | | | | | | | | | | | | |
| FE77 | | | | | | | | | | | | | |
| FE78 | 0000 0000 | R/W | T67CNT | Timer6/7 control | – | T7C1 | T7C0 | T6C1 | T6C0 | T7OV | T7IE | T6OV | T6IE |
| FE79 | | | | | | | | | | | | | |
| FE7A | 0000 0000 | R/W | T6R | | – | T6R7 | T6R6 | T6R5 | T6R4 | T6R3 | T6R2 | T6R1 | T6R0 |
| FE7B | 0000 0000 | R/W | T7R | | – | T7R7 | T7R6 | T7R5 | T7R4 | T7R3 | T7R2 | T7R1 | T7R0 |
| FE7C | 0000 0000 | R/W | OCR3 | | – | OCR3B7 | OCR3B6 | OCR3B5 | OCR3B4 | FIX0 | CFLAMP | SRCSEL | SRCSTART |

| Address | Initial value | R/W | LC872W00 | Remarks | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|----------|------------------------------|------|--------------------|--------------------|--------|--------|---------|--------|--------|--------|
| FE7D | 0000 0000 | R/W | NKREG | (bits 3-0 are R/O) | – | NKEN | NKCMP2 | NKCMP1 | NKCMPO | NKCOV | NKCAP2 | NKCAP1 | NKCAPO |
| FE7E | 0000 0000 | R/W | FSR0 | FLASH control (bit 4 is R/O) | – | FSR0B7 Fix to 0 | FSR0B6 Fix to 0 | FSAERR | FSWOK | INTHIGH | FSR0B2 | FSPGL | FSWREQ |
| FE7F | 0000 0000 | R/W | BTCR | Base timer control | – | BTFST | BTON | BTC11 | BTC10 | BTIF1 | BTIE1 | BTIF0 | BTIE0 |
| FE80 | | | | | | | | | | | | | |
| FE81 | | | | | | | | | | | | | |
| FE82 | | | | | | | | | | | | | |
| FE83 | | | | | | | | | | | | | |
| FE84 | | | | | | | | | | | | | |
| FE85 | | | | | | | | | | | | | |
| FE86 | | | | | | | | | | | | | |
| FE87 | | | | | | | | | | | | | |
| FE88 | | | | | | | | | | | | | |
| FE89 | | | | | | | | | | | | | |
| FE8A | | | | | | | | | | | | | |
| FE8B | | | | | | | | | | | | | |
| FE8C | | | | | | | | | | | | | |
| FE8D | | | | | | | | | | | | | |
| FE8E | | | | | | | | | | | | | |
| FE8F | | | | | | | | | | | | | |
| FE90 | | | | | | | | | | | | | |
| FE91 | | | | | | | | | | | | | |
| FE92 | | | | | | | | | | | | | |
| FE93 | | | | | | | | | | | | | |
| FE94 | | | | | | | | | | | | | |
| FE95 | | | | | | | | | | | | | |
| FE96 | | | | | | | | | | | | | |
| FE97 | | | | | | | | | | | | | |
| FE98 | | | | | | | | | | | | | |
| FE99 | | | | | | | | | | | | | |
| FE9A | | | | | | | | | | | | | |
| FE9B | | | | | | | | | | | | | |


| Address | Initial value | R/W | LC872W00 | Remarks | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|----------|----------------------|------|---------|---------|---------|---------|---------|---------|---------|---------|
| FE9C | | | | | | | | | | | | | |
| FE9D | | | | | | | | | | | | | |
| FE9E | | | | | | | | | | | | | |
| FE9F | | | | | | | | | | | | | |
| FEA0 | | | | | | | | | | | | | |
| FEA1 | | | | | | | | | | | | | |
| FEA2 | | | | | | | | | | | | | |
| FEA3 | | | | | | | | | | | | | |
| FEA4 | | | | | | | | | | | | | |
| FEA5 | | | | | | | | | | | | | |
| FEA6 | | | | | | | | | | | | | |
| FEA7 | | | | | | | | | | | | | |
| FEA8 | | | | | | | | | | | | | |
| FEA9 | | | | | | | | | | | | | |
| FEAA | | | | | | | | | | | | | |
| FEAB | | | | | | | | | | | | | |
| FEAC | | | | | | | | | | | | | |
| FEAD | | | | | | | | | | | | | |
| FEAE | | | | | | | | | | | | | |
| FEAF | | | | | | | | | | | | | |
| FEB0 | 0000 0000 | R/W | VM3CR | | – | VMR3SEL | VMR3ST | FIX1 | FIX0 | VM3FRQ1 | VM3FRQ0 | FIX0 | FIX0 |
| FEB1 | 0000 0000 | R | VM3CTL | | – | V3CTR07 | V3CTR06 | V3CTR05 | V3CTR04 | V3CTR03 | V3CTR02 | V3CTR01 | V3CTR00 |
| FEB2 | 0000 0000 | R | VM3CTM | | – | V3CTR15 | V3CTR14 | V3CTR13 | V3CTR12 | V3CTR11 | V3CTR10 | V3CTR09 | V3CTR08 |
| FEB3 | 0000 0000 | R/W | VM3CTH | (bits 6,3–0 are R/O) | – | V3AJST | V3AJEND | FIX0 | FIX0 | V3CTR0V | V3CTR18 | V3CTR17 | V3CTR16 |
| FEB4 | HHH0 0000 | R/W | VM3ADJ0 | | – | – | – | – | V3FCHB2 | V3FCHB1 | V3FCHB0 | V3DCH1 | V3DCH0 |
| FEB5 | HHHH 1000 | R/W | VM3ADJ1 | | – | – | – | – | – | V3RCHB3 | V3RCHB2 | V3RCHB1 | V3RCHB0 |
| FEB6 | | | | | | | | | | | | | |
| FEB7 | | | | | | | | | | | | | |
| FEB8 | | | | | | | | | | | | | |
| FEB9 | | | | | | | | | | | | | |
| FEBA | | | | | | | | | | | | | |
| FEBB | | | | | | | | | | | | | |

| Address | Initial value | R/W | LC872W00 | Remarks | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------|---------------|-----|----------|--|------|---------|---------|---------|---------|---------|---------|---------|---------|
| FECB | | | | | | | | | | | | | |
| FEBD | | | | | | | | | | | | | |
| FEBE | | | | | | | | | | | | | |
| FEBF | | | | | | | | | | | | | |
| FEC0 | | | | | | | | | | | | | |
| FEC1 | | | | | | | | | | | | | |
| FEC2 | | | | | | | | | | | | | |
| FEC3 | | | | | | | | | | | | | |
| FEC4 | | | | | | | | | | | | | |
| FEC5 | | | | | | | | | | | | | |
| FEC6 | | | | | | | | | | | | | |
| FEC7 | 0000 0000 | R/W | RM2CNT | Infrared remote control receiver control | – | RM2RUN | RM2FMT2 | RM2FMT1 | RM2FMT0 | RM2DINV | RM2CK2 | RM2CK1 | RM2CK0 |
| FEC8 | 0000 0000 | R/W | RM2INT | | – | RM2GPOK | RM2GP1E | RM2DERR | RM2ER1E | RM2SFUL | RM2SF1E | RM2REND | RM2EN1E |
| FEC9 | 0000 0000 | R | RM2SFT | | – | RM2SFT7 | RM2SFT6 | RM2SFT5 | RM2SFT4 | RM2SFT3 | RM2SFT2 | RM2SFT1 | RM2SFT0 |
| FECA | XXXX XXXX | R | RM2RDT | | – | RM2RDT7 | RM2RDT6 | RM2RDT5 | RM2RDT4 | RM2RDT3 | RM2RDT2 | RM2RDT1 | RM2RDT0 |
| FECB | 0000 0000 | R/W | RM2CTPR | (bits 3–0 are R/O) | – | RM2GPR1 | RM2GPR0 | RM2DPR1 | RM2DPR0 | RM2HOLD | RM2BCT2 | RM2BCT1 | RM2BCT0 |
| FEC | 0000 0000 | R/W | RM2GPW | | – | RM2GPH3 | RM2GPH2 | RM2GPH1 | RM2GPH0 | RM2GPL3 | RM2GPL2 | RM2GPL1 | RM2GPL0 |
| FECD | 0000 0000 | R/W | RM2DTOW | | – | RM2DOH3 | RM2DOH2 | RM2DOH1 | RM2DOH0 | RM2DOL3 | RM2DOL2 | RM2DOL1 | RM2DOL0 |
| FECE | 0000 0000 | R/W | RM2DT1W | | – | RM2D1H3 | RM2D1H2 | RM2D1H1 | RM2D1H0 | RM2D1L3 | RM2D1L2 | RM2D1L1 | RM2D1L0 |
| FECF | 0H00 0000 | R/W | RM2XHW | | – | RM2RDIR | – | RM2D1H4 | RM2D1L4 | RM2DOH4 | RM2DOL4 | RM2GPH4 | RM2GPL4 |
| FED0 | 0000 0000 | R/W | UCON0 | UART1 control | – | UBRSEL | STRDET | RECRUN | STPERR | UOB3 | RBIT8 | RECEND | REC1E |
| FED1 | 0000 0000 | R/W | UCON1 | | – | TRUN | 8/9BIT | TDDR | TCMOS | 7/8BIT | TBIT8 | TEPTY | TRNS1E |
| FED2 | 0000 0000 | R/W | UBR | | – | UBRG7 | UBRG6 | UBRG5 | UBRG4 | UBRG3 | UBRG2 | UBRG1 | UBRG0 |
| FED3 | 0000 0000 | R/W | TBUF | | – | T1BUF7 | T1BUF6 | T1BUF5 | T1BUF4 | T1BUF3 | T1BUF2 | T1BUF1 | T1BUF0 |
| FED4 | 0000 0000 | R/W | RBUF | | – | R1BUF7 | R1BUF6 | R1BUF5 | R1BUF4 | R1BUF3 | R1BUF2 | R1BUF1 | R1BUF0 |
| FED5 | | | | | | | | | | | | | |
| FED6 | | | | | | | | | | | | | |
| FED7 | | | | | | | | | | | | | |
| FED8 | | | | | | | | | | | | | |
| FED9 | | | | | | | | | | | | | |
| FEDA | | | | | | | | | | | | | |
| FEDB | | | | | | | | | | | | | |




Port 0 Block Diagram
Option: Output type (CMOS or N-channel OD) selectable on a bit basis

Port Block Diagrams



Port 0 (Interrupt) Block Diagram



Port 1 Block Diagram
Option: Output type (CMOS or N-channel-OD) selectable on a bit basis

Port Block Diagrams







Table of Port 2 Multiplexed Pin Functions

Port 2 Block Diagram

Option: Output type (CMOS or N-channel OD) selectable on a bit basis




Port 2 (Interrupt) Block Diagram




Port 3 Block Diagram

Option: Output type (CMOS or N-channel OD) selectable on a bit basis.

Port Block Diagrams




Port 7 Block Diagram
Option: None



Port 7 (Interrupt) Block Diagram

Port Block Diagrams



PWM0, PWM1 Block Diagram
Option: None

Important Note

This document is designed to provide the reader with accurate information in easily understandable form regarding the device features and the correct device implementation procedures.

The sample configurations included in the various descriptions are intended for reference only and should not be directly incorporated in user product configurations.

ON Semiconductor shall bear no responsibility for obligations concerning patent infringements, safety or other legal disputes arising from prototypes or actual products created using the information contained herein.

LC872W00 SERIES USER'S MANUAL

Rev : 0.90 May 22, 2010

ON Semiconductor

Digital Solution Division

Microcontroller & Flash Business Unit
