Introduction

Switched mode power converters are very prominent in industry today, and provide high efficiency solutions for a wide range of applications. Switched mode converters can be found in power supplies and battery charging circuitry for computers, electric tools, televisions, media tablets, smart phones, automobiles, and countless other electronic devices. One of the most popular converters for the consumer electronics industry is the DC-DC step-down converter, also known as the buck converter.

The synchronous buck converter is used to step a voltage down from a higher level to a lower level. With industry moving to higher performance platforms, efficiency of the power converter is critical. The design of the power converter must be optimized to maximize performance and to meet customer requirements. Because of this, it is important to understand the fundamentals of the synchronous buck converter and how to appropriately select the circuit components.

Synchronous Buck Converter Basics

The synchronous buck converter is straightforward in concept, and is used heavily in consumer electronics. A synchronous buck converter produces a regulated voltage that is lower than its input voltage, and can deliver high currents while minimizing power loss. As shown in Figure 1, the synchronous buck converter is comprised of two power MOSFETs, an output inductor and an output capacitor. This specific buck topology derives its name from the control method of the two power MOSFETs; the on/off control is synchronized in order to provide a regulated output voltage and to prevent the MOSFETs from turning on at the same time.

Q1, the high side MOSFET, is connected directly to the input voltage of the circuit. When Q1 turns on, current is supplied to the load through the high side MOSFET. During this time, Q2 is off and the current through the inductor increases, charging the LC filter. When Q1 turns off, Q2 turns on and current is supplied to the load through the low side MOSFET. During this time, the current through the inductor decreases, discharging the LC filter. The low side MOSFET provides an additional function when both MOSFETs are off. It clamps the switch node voltage via the body diode to prevent $V_{SW}$ from going too far negative when the high side transistor first turns off.

Figure 2 shows the basic waveforms for the synchronous buck converter in continuous conduction mode. The total change in inductor current is known as the peak-to-peak inductor current, $\Delta I_L$. The switch node voltage is smoothed out by the LC output stage in order to produce a regulated DC voltage at the output. The MOSFETs are controlled synchronously to prevent shoot-through. Shoot-through occurs when the high side and low side MOSFET are both on at the same time, providing a direct short to ground.
The high side MOSFET on–time determines the duty cycle of the circuit, and is defined in Equation 1.

\[
D = \frac{t_{\text{ON,HS}}}{t_{\text{ON,HS}} + t_{\text{OFF,HS}}} = \frac{V_{\text{OUT}}}{V_{\text{IN}}} \quad \text{(eq. 1)}
\]

If the duty cycle, D, is equal to 1 then the high side MOSFET is on 100% of the time and the output voltage equals the input voltage. A duty cycle of 0.1 means that the high side MOSFET is on 10% of the time, producing an output voltage that is approximately 10% of the input voltage.

**Buck Converter Power Loss**

The buck converter power losses are influenced by multiple factors, including the power MOSFETs, output stage, controller / driver, feedback loop, and layout of the converter itself. The duty cycle is less than 0.5 for most buck converter designs, with a standard duty cycle of 0.1 to 0.2 in the computing and server market. Design platforms are moving to higher switching frequencies, providing the ability to reduce converter size and form factors. At the same time, converters must deliver greater performance and have higher efficiency. The output stage performance greatly impacts the overall performance of the buck converter. For this reason, it is important to optimize the inductor and capacitor selection for the specific application. The rest of this application note focuses on the output stage design.

**The LC Output Stage**

The output stage of the synchronous buck converter is comprised of an inductor and capacitor. The output stage stores and delivers energy to the load, and smooths out the switch node voltage to produce a constant output voltage.

Inductor selection directly influences the amount of current ripple seen on the inductor current, as well as the current capability of the buck converter itself. Inductors vary from manufacturer to manufacturer in both material and value, and typically have a tolerance of ±20%.

Inductors have an inherent DC resistance (known as the DCR) that impacts the performance of the output stage. Minimizing the DCR improves the overall performance of the converter. For applications that require a high load current, it is recommended to select an inductor with a low DCR. The DCR is smaller for lower inductor values, but there is a trade–off between inductance and ripple current; the lower the inductance, the higher the ripple current through the inductor. A minimum inductance must be met in order to meet the ripple current requirements of the specific application circuit.

The output capacitance directly affects the output voltage of the converter, the response time of the output feedback loop, and the amount of output voltage overshoot that occurs during changes in load current. A ripple voltage exists on the DC output as the current through the inductor and capacitor increases and decreases. Increasing the capacitance reduces the amount of ripple voltage present. However, there is a tradeoff between capacitance and the output response. Increasing the capacitance reduces the output voltage ripple and output voltage overshoot, but increases the time it takes the output voltage feedback loop to respond to changes in load. Therefore, a minimum capacitance must be considered, in order to meet the ripple voltage and voltage overshoot requirements of the converter, while maintaining a feedback loop that can respond quickly enough to load changes.

Capacitors also have a parasitic series resistance, known as the equivalent series resistance (ESR). The ESR impacts the output voltage ripple and the overall efficiency of the converter. Because of this, designers are moving to low ESR designs. Surface mount ceramic capacitors are becoming prevalent in systems that require high performance in a small form factor. The use of multiple capacitors in parallel allows designers to achieve the necessary capacitance for the system while greatly reducing the equivalent ESR.

**Basic LC Design**

When designing the buck converter output stage, it is recommended to begin with the inductor. The minimum inductance is calculated based on the target ripple current and other application circuit specifications. Once the inductor has been selected, the minimum capacitance can be determined.

**Calculating Minimum Inductance**

Let’s begin with the basic inductor current / voltage relationship, seen in Equation 2.

\[
V_L = L \cdot \frac{dI_L}{dt} \quad \text{(eq. 2)}
\]

Inductor current ripple is defined as the peak–to–peak change in current during the converter on time. For the synchronous buck converter, the change in inductor current during the high side MOSFET on–time is equal to the change during the high side MOSFET off–time. In other words, the inductor current increase is equal to the inductor current decrease (refer to Figure 2).

\[
\Delta I_L(+) = \Delta I_L(-) \quad \text{(eq. 3)}
\]

For this reason, the inductor current ripple can simply be defined as \( \Delta I_L \) and units are Amperes. The \( \frac{dI_L}{dt} \) term during the converter on time can be written as:

\[
\frac{dI_L}{dt} = \frac{\Delta I_L}{t_{\text{ON,HS}}} \quad \text{(eq. 4)}
\]

Combining Equation 2 and Equation 4 and solving for the inductance yields Equation 5.

\[
L_{\text{MIN}} = \frac{V_{L(\text{ON})} \cdot t_{\text{ON,HS}}}{\Delta I_L} \quad \text{(eq. 5)}
\]

In order to solve for inductance in terms of the application circuit parameters, some additional terms must be defined first.

During the converter on time, the high side MOSFET is conducting and the low side MOSFET is off. Using Kirchhoff’s voltage law, \( V_{L(\text{ON})} \) is defined as

\[
V_{L(\text{ON})} = V_{\text{IN}} - V_{\text{HS}} - V_{\text{OUT}} \quad \text{(eq. 6)}
\]

where \( V_{\text{HS}} \) is the voltage drop across the high side MOSFET and is defined as:

\[
V_{\text{HS}} = R_{\text{DS(on)HS}} \cdot D \cdot I_{\text{OUT,MAX}} \quad \text{(eq. 7)}
\]
The duty cycle is defined as the ratio of high side MOSFET on time to the switching period of the converter. In other words,

\[
D = \frac{t_{\text{ON,HS}}}{T_{\text{SW}}} = t_{\text{ON,HS}} \cdot f_{\text{SW}} \quad (eq. 8)
\]

And Equation 5 becomes:

\[
L_{\text{MIN}} = \frac{\left( V_{\text{IN}} - V_{\text{HS}} - V_{\text{OUT}} \right) \cdot D}{\Delta L \cdot f_{\text{SW}}} \quad (eq. 9)
\]

The ripple current can also be expressed in terms of the inductor current ripple ratio, or LIR.

\[
\Delta I_L = \text{LIR} \cdot I_{\text{OUT,MAX}} \quad (eq. 10)
\]

Substituting Equation 10 into Equation 9, the minimum inductance, \(L_{\text{MIN}}\), becomes:

\[
L_{\text{MIN}} = \frac{\left( V_{\text{IN}} - V_{\text{HS}} - V_{\text{OUT}} \right) \cdot D}{\text{LIR} \cdot I_{\text{OUT,MAX}} \cdot f_{\text{SW}}} \quad (eq. 11)
\]

Equation 3 can be used to calculate the duty cycle, \(D\) using \(\Delta I_L(+)\) and \(\Delta I_L(-)\) as defined in Equation 12 and 13 below.

\[
\Delta I_L(+) = \frac{V_{\text{L,ON,HS}}}{L} \cdot t_{\text{ON,HS}} \quad (eq. 12)
\]

\[
\Delta I_L(-) = \frac{V_{\text{L,OFF,HS}}}{L} \cdot t_{\text{OFF,HS}} \quad (eq. 13)
\]

where \(V_{\text{L,ON}}\) is defined in Equation 6 and \(V_{\text{L,OFF}}\) is:

\[
V_{\text{L,OFF}} = V_{\text{OUT}} + V_{\text{LS}} \quad (eq. 14)
\]

The high side MOSFET \(t_{\text{ON}}\) and \(t_{\text{OFF}}\) can also be written in terms of duty cycle.

\[
t_{\text{ON,HS}} = \frac{D}{f_{\text{SW}}} \quad (eq. 15)
\]

\[
t_{\text{OFF,HS}} = \frac{1 - D}{f_{\text{SW}}} \quad (eq. 16)
\]

Setting \(\Delta I_L(+)\) equal to \(\Delta I_L(-)\) and substituting Equations 14, 15 and 16, the duty cycle becomes:

\[
D = \frac{V_{\text{OUT}} + V_{\text{LS}}}{V_{\text{IN}} - V_{\text{HS}} + V_{\text{LS}}} \quad (eq. 17)
\]

where \(V_{\text{LS}}\) the voltage drop across the low side MOSFET when it is conducting, and is defined as:

\[
V_{\text{LS}} = R_{\text{DS(on,LS}}} \cdot (1 - D) \cdot I_{\text{OUT,MAX}} \quad (eq. 18)
\]

Therefore, the final inductance equation, \(L_{\text{MIN}}\), becomes:

\[
L_{\text{MIN}} = \left( \frac{V_{\text{IN}} - V_{\text{HS}} - V_{\text{OUT}}}{\text{LIR} \cdot I_{\text{OUT,MAX}} \cdot f_{\text{SW}}} \right) \left( \frac{V_{\text{OUT}} + V_{\text{LS}}}{V_{\text{IN}} - V_{\text{HS}} + V_{\text{LS}}} \right) \quad (eq. 19)
\]

Equation 19 can be simplified by neglecting the high side and low side MOSFET voltage drops, producing a minimum inductance of

\[
L_{\text{MIN}} = \frac{\left( V_{\text{IN}} - V_{\text{OUT}} \right) \cdot D}{\text{LIR} \cdot I_{\text{OUT,MAX}} \cdot f_{\text{SW}}} \quad (eq. 20)
\]

where the duty cycle is estimated to be

\[
D \approx \frac{V_{\text{OUT}}}{V_{\text{IN}}} \quad (eq. 21)
\]

As can be seen, there is a tradeoff between inductance and ripple current. Lower target ripple current equates to higher minimum inductance. To optimize the output filter performance it is recommended to target 20% – 40% inductor ripple current, which translates to an LIR of 0.2 – 0.4.

Calculating Maximum ESR and Minimum Capacitance

Capacitance is required to maintain a regulated output voltage while the high side MOSFET is off, and is necessary to minimize the amount of ripple present on the output voltage. The output voltage ripple, \(\Delta V_{\text{PP}}\), can be expressed as a peak-to-peak voltage or in terms of the Capacitor Voltage Ratio, or CVR.

\[
\Delta V_{\text{PP}} = \text{CVR} \cdot V_{\text{OUT}} \quad (eq. 22)
\]

A CVR of 0.05, for example, equates to an output ripple voltage that is 5% of the DC output voltage.

ESR and capacitance influence the response time of the output feedback loop. The larger the output capacitance and ESR, the longer it takes for the output to respond to changes in load. ESR also influences the output voltage ripple. The maximum ESR can be calculated using the specified maximum voltage ripple, \(\Delta V_{\text{PP}}\), and the maximum load current, as shown in Equation 23.

\[
\text{ESR}_{\text{MAX}} = \frac{\Delta V_{\text{PP}}}{I_{\text{OUT,MAX}}} = \frac{\text{CVR} \cdot V_{\text{OUT}}}{I_{\text{OUT,MAX}}} \quad (eq. 23)
\]

Therefore, in order to have an output voltage ripple below the specified maximum, the ESR of the output capacitance must be less than the value calculated using Equation 23.

When the high side MOSFET is on, current through the inductor and capacitor is increasing, and the output voltage increases. When the high side MOSFET is off, current through the inductor and capacitor are decreasing, and the output voltage decreases. In order to achieve a constant output voltage, the amount of capacitor current increase must be equal to the amount of capacitor current decrease. Therefore, the steady state current through the capacitor is 0 A (Figure 3).

---

Figure 3. Inductor and Capacitor Current

http://onsemi.com
The current through the capacitor is defined as:
\[ I_C = C \cdot \frac{\Delta V_C}{\Delta t} \quad \text{(eq. 24)} \]
and can be re-written as:
\[ \Delta t \cdot I_C = C \cdot \Delta V_C = \Delta Q_C \quad \text{(eq. 25)} \]

The area under the curve (shown in red in Figure 3) is the capacitor charge, \( \Delta Q_C \), and is defined as:
\[ \Delta Q_C = \frac{1}{2} \cdot \Delta I_C \cdot \Delta t \quad \text{(eq. 26)} \]
where
\[ \Delta t = \left( \frac{1}{2} \right) \cdot t_{ON} + \left( \frac{1}{2} \right) \cdot t_{OFF} \quad \text{(eq. 27)} \]
\[ = \left( \frac{1}{2} \right) \cdot \left( \frac{D}{f_{SW}} \right) + \left( \frac{1}{2} \right) \cdot \left( 1 - D \right) \]
\[ = \frac{1}{2} \cdot \frac{1}{f_{SW}} \]
and
\[ \Delta I_C = \frac{\Delta I_L}{2} \quad \text{(eq. 28)} \]

Therefore, Equation 26 can be re-written as:
\[ \Delta Q_C = \frac{1}{2} \cdot \frac{\Delta I_L}{2} \cdot \left( \frac{1}{2} \cdot \frac{1}{f_{SW}} \right) = \frac{\Delta I_L}{8 \cdot f_{SW}} \quad \text{(eq. 29)} \]

And Equation 25 becomes:
\[ \frac{\Delta I_L}{8 \cdot f_{SW}} = C_{MIN} \cdot \Delta V_{PP} \quad \text{(eq. 30)} \]

The minimum output capacitance needed to achieve a target application requirements for this example that must be met by the converter design.

The area under the curve (shown in red in Figure 3) is the capacitor charge, \( \Delta Q_C \), and is defined as:
\[ \Delta Q_C = \frac{1}{2} \cdot \Delta I_C \cdot \Delta t \quad \text{(eq. 26)} \]
where
\[ \Delta t = \left( \frac{1}{2} \right) \cdot t_{ON} + \left( \frac{1}{2} \right) \cdot t_{OFF} \quad \text{(eq. 27)} \]
\[ = \left( \frac{1}{2} \right) \cdot \left( \frac{D}{f_{SW}} \right) + \left( \frac{1}{2} \right) \cdot \left( 1 - D \right) \]
\[ = \frac{1}{2} \cdot \frac{1}{f_{SW}} \]
and
\[ \Delta I_C = \frac{\Delta I_L}{2} \quad \text{(eq. 28)} \]

Therefore, Equation 26 can be re-written as:
\[ \Delta Q_C = \frac{1}{2} \cdot \frac{\Delta I_L}{2} \cdot \left( \frac{1}{2} \cdot \frac{1}{f_{SW}} \right) = \frac{\Delta I_L}{8 \cdot f_{SW}} \quad \text{(eq. 29)} \]

And Equation 25 becomes:
\[ \frac{\Delta I_L}{8 \cdot f_{SW}} = C_{MIN} \cdot \Delta V_{PP} \quad \text{(eq. 30)} \]

The above equation only considers the affect of output ripple voltage and inductor ripple current on the output capacitor. The transient load response capability of the output stage must also be considered. The synchronous buck converter must be able to respond to changes in load current while maintaining a regulated output voltage. When the load current changes from a higher value to a lower value, the output voltage will temporarily increase until the converter is able to adjust the duty cycle to return the output voltage to its regulated value. This temporary output voltage increase is known as output voltage overshoot, \( V_{OV} \). The output voltage will temporarily increase until the converter is able to return the output voltage to its regulated value. This temporary output voltage increase is known as output voltage overshoot, \( V_{OV} \). The output voltage will temporarily increase until the converter is able to return the output voltage to its regulated value.

The total energy of the output stage is defined as:
\[ E_{TOT} = E_C + E_L = \left( \frac{1}{2} \right) \cdot C \cdot V_{OUT}^2 + \left( \frac{1}{2} \right) \cdot L \cdot I_L^2 \quad \text{(eq. 32)} \]

The total energy prior to the load transition must equal the total energy after the load transition. Therefore, (eq. 33)
\[ \left( \frac{1}{2} \right) \cdot C \cdot V_{OUT}^2 + \left( \frac{1}{2} \right) \cdot L \cdot I_{PK}^2 = \left( \frac{1}{2} \right) \cdot C \cdot \left( V_{OV} + V_{OUT} \right)^2 \]

Solving for \( C \), the equation becomes:
\[ C_{MIN} = \frac{L \cdot I_{PK}^2}{(V_{OV} + V_{OUT})^2 - V_{OUT}^2} \quad \text{(eq. 34)} \]
where \( I_{PK} \) is defined as:
\[ I_{PEAK} = I_{OUT, MAX} \cdot \frac{\Delta I_L}{2} \quad \text{(eq. 35)} \]

Both Equations 31 and 34 must be taken into consideration when selecting the output capacitance. There is a tradeoff between the output voltage transient response and output voltage ripple. These two must be balanced for the needs of the specific application.

**LC Design Example**

This section walks through a design example applying the equations defined in the previous section. Table 1 lists the target application requirements for this example that must be met by the converter design.

### Table 1. DESIGN EXAMPLE CIRCUIT REQUIREMENTS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Target</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage</td>
<td>( V_{IN} )</td>
<td>12 V</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>( V_{OUT} )</td>
<td>1.2 V</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>( f_{SW} )</td>
<td>700 kHz</td>
</tr>
<tr>
<td>Inductor Current Ripple Ratio</td>
<td>( LIR )</td>
<td>0.3</td>
</tr>
<tr>
<td>Capacitor Voltage Ripple Ratio</td>
<td>( CVR )</td>
<td>0.04</td>
</tr>
<tr>
<td>Output Voltage Max Overshoot</td>
<td>( V_{OV} )</td>
<td>96 mV</td>
</tr>
<tr>
<td>Maximum Output Current</td>
<td>( I_{OUT, MAX} )</td>
<td>25 A</td>
</tr>
</tbody>
</table>

First, the duty cycle can be estimated, using Equation 21. For this example, the duty cycle is:
\[ D = \frac{1.2 \, V}{12 \, V} = 0.1 \quad \text{(eq. 36)} \]

Next, the minimum inductance is calculated using Equation 20. For this example, \( L_{MIN} \) is:
\[ L_{MIN} \approx \frac{(12 \, V - 1.2 \, V) \cdot 0.1}{0.3 \cdot 25 \, A \cdot (700 \, \cdot 10^3) \, H} = 0.206 \, \mu H \quad \text{(eq. 37)} \]

Therefore, to obtain a ripple current that is less than 30% of the maximum output current, the inductor selected must have an inductance value higher than 0.206 \( \mu H \). The inductor selected for this application must have a saturation current that is higher than the peak current requirements of the application. For this example, \( I_{PK} \) is
\[ I_{PK} = 25 \, A + \frac{0.3 \cdot 25 \, A}{2} = 28.75 \, A \quad \text{(eq. 38)} \]

The saturation current of the inductor must be greater than 28.75 A. A good rule of thumb is to select an inductor with a saturation current at least 20% higher than the application’s peak current.

The minimum output capacitance is calculated using Equations 31 and 34. The minimum capacitance needed to meet the output voltage ripple ratio is:
\[ C_{MIN} = \frac{0.3 \cdot 25 \, A}{8 \cdot (700 \cdot 10^3 \, Hz) \cdot (0.04 \cdot 1.2 \, V)} = 27.9 \, \mu F \quad \text{(eq. 39)} \]

The minimum output capacitance needed to achieve a maximum output voltage overshoot of 96 mV for the worst-case load transient condition is:
\[ C_{MIN} = \frac{L \cdot I_{PK}^2}{(V_{OV} + V_{OUT})^2 - V_{OUT}^2} = \frac{0.206 \, \mu H \cdot (28.75 \, A)^2}{(0.096 \, V + 1.2 \, V)^2 - (1.2 \, V)^2} = 709.6 \, \mu F \]
A good rule of thumb when selecting capacitance is to choose an out capacitor value that is at least 20% higher than the minimum calculated capacitance, to account for capacitor tolerance.

**LC Experiments**

The buck converter output filter design affects the output current ripple, output voltage ripple, output voltage overshoot, and the transient response of the feedback loop. Component selection also impacts the efficiency of the converter. Open-loop and closed loop experiments were carried out to examine the effect of capacitance and inductance on the converter’s performance.

Three inductors were selected for the experiments in order to examine the impact of inductance value and DCR on circuit performance. Two inductors with equivalent DCR but different inductance were selected to examine the impact of inductance value on circuit performance. They differed in core size and inductance, but were made from the same material and by the same manufacturer. A third inductor was selected to examine the impact of the DCR on circuit performance. It was selected from the same manufacturer, but differed in core material.

Table 2. INDUCTORS USED IN EXPERIMENTS

<table>
<thead>
<tr>
<th>L (µH)</th>
<th>DCR</th>
<th>ISAT (A)</th>
<th>Core Size (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.30</td>
<td>1.0</td>
<td>35</td>
<td>10 x 10</td>
</tr>
<tr>
<td>0.82</td>
<td>0.9</td>
<td>35</td>
<td>13 x 13</td>
</tr>
<tr>
<td>0.30</td>
<td>0.29</td>
<td>32.5</td>
<td>9.6 x 6.4</td>
</tr>
</tbody>
</table>

Table 2 lists the inductance, DCR, saturation current and core size for the three surface mount inductors used in the experiments.

**LC Filter Impact on Ripple Current and Ripple Voltage**

A buck converter was tested under the conditions listed in Table 3, in an open-loop configuration, using a 5 V MOSFET driver. A signal generator was used to create the PWM pulse. The inductor current was measured using a current probe.

Table 3. TEST CONDITIONS FOR EXPERIMENTS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage</td>
<td>( V_{IN} )</td>
<td>12 V</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>( V_{OUT} )</td>
<td>1.2 V</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>( f_{SW} )</td>
<td>700 kHz</td>
</tr>
<tr>
<td>Drive Voltage</td>
<td>( V_{DRIVE} )</td>
<td>5 V</td>
</tr>
<tr>
<td>Load Current</td>
<td>( I_{LOAD} )</td>
<td>0 – 25 A</td>
</tr>
<tr>
<td>LIR Maximum</td>
<td>( \Delta I_L )</td>
<td>0.3</td>
</tr>
<tr>
<td>CVR Maximum</td>
<td>( \Delta V_{PP} )</td>
<td>0.04</td>
</tr>
</tbody>
</table>

Table 4 lists the output filter parameters tested in the open-loop configurations. All waveforms were measured at a load current of 25 A.

Table 4. LC VALUES FOR OPEN–LOOP EXPERIMENTS

<table>
<thead>
<tr>
<th>Test</th>
<th>L–Value (µH)</th>
<th>L–DCR (mΩ)</th>
<th>C–Value (µH)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.30</td>
<td>1</td>
<td>1600</td>
</tr>
<tr>
<td>2</td>
<td>0.82</td>
<td>0.9</td>
<td>3200</td>
</tr>
</tbody>
</table>

Figure 4. Ripple Current for 0.3 µH Inductor

Figure 4 shows the ripple current for the 0.30 µH / 1600 µF output filter. As can be seen, the measured output ripple current was 6 A.

Figure 5. Ripple Current for 0.82 µH Inductor

Figure 5 shows the ripple current for the 0.82 µH / 3200 µF output filter. At a 25 A load, the measured ripple current was 2.5 A. According to the parameters specified in Table 3, the ripple current could not exceed 30% of the maximum load current (7 A). For both cases, this requirement was met. As can be seen from the experiment, using a higher inductance value reduced the measured ripple current.
Figure 6. Ripple Voltage for 1600 μF Capacitance

Figure 6 and 7 show the output ripple voltage measured for 1600 μF and 3200 μF capacitance respectively. As can be seen, the output ripple voltage is less for the 3200 μF capacitance.

Figure 7. Ripple Voltage for 3200 μF Capacitance

The specified maximum ripple voltage requirement was 4% (48 mV). For both 1600 μF and 3200 μF capacitances, the ripple voltage limit was not exceeded.

LC Filter Impact on Efficiency

Next, closed-loop experiments were run to see the effect of the output filter on efficiency. Table 5 lists the inductor and capacitor combinations used in the experiments.

<table>
<thead>
<tr>
<th>Test</th>
<th>L–Value (μH)</th>
<th>L–DCR (mΩ)</th>
<th>C–Value (μF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.30</td>
<td>1</td>
<td>1600</td>
</tr>
<tr>
<td>2</td>
<td>0.30</td>
<td>1</td>
<td>3200</td>
</tr>
<tr>
<td>3</td>
<td>0.30</td>
<td>0.29</td>
<td>1600</td>
</tr>
</tbody>
</table>

Each experiment was run under the conditions listed in Table 6. The efficiency of the test circuit was then compared between tests to see the effects of output filter on circuit performance.

Table 6. TEST CONDITIONS (Efficiency Experiments)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage</td>
<td>V\textsubscript{IN}</td>
<td>12 V</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>V\textsubscript{OUT}</td>
<td>1.2 V</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>f\textsubscript{SW}</td>
<td>700 kHz</td>
</tr>
<tr>
<td>Drive Voltage</td>
<td>V\textsubscript{DRIVE}</td>
<td>5 V</td>
</tr>
<tr>
<td>Load Current</td>
<td>I\textsubscript{LOAD}</td>
<td>1 – 25 A</td>
</tr>
</tbody>
</table>

First, the effect of output capacitance was examined. A 0.3 μH inductor with a 1 mΩ DCR was used for both tests. The output capacitances used were 1600 μF and 3200 μF. As can be seen in Figure 8, increasing the output capacitance slightly lowered the circuit’s efficiency. In this example, doubling the output capacitance had minimal effect on the efficiency performance.

Figure 8. Effect of Capacitance on Efficiency

Next, the effect of inductor DCR was examined. Two 0.3 μH inductors, one with 1 mΩ and the other with 0.29 mΩ, were paired with 1600 μF output capacitance. As can be seen in Figure 9, DCR has a significant effect on the circuit performance, producing a 1.7% efficiency improvement at maximum load by using the inductor with 0.29 mΩ DCR.

Figure 9. Effect of Inductor DCR on Efficiency
Inductance and DCR both affect the converter’s efficiency. Figure 10 shows the efficiency results of four different inductors. At light load, the efficiency correlates to inductance value; the higher the inductance, the higher the light-load efficiency. As the load current increases, the DCR begins to dominate. At heavy loads, the efficiency correlates to the DCR value; the 0.29 mΩ DCR produced the highest efficiency, and the 1.56 mΩ DCR produced the lowest efficiency.

![Figure 10. Effect of Inductance on Efficiency](image)

As can be seen from the experiment, the efficiency was most impacted by the output inductor selection. Both the inductor value and DCR significantly affected the efficiency of the converter.

**Conclusion**

The output stage of the synchronous buck converter plays a significant role in the performance of the converter. In order to meet the target ripple current, output ripple voltage, and output voltage overshoot, a minimum inductance and capacitance must be exceeded. Additional factors must also be considered when selecting an inductor and capacitor for a specific application. The output stage can be optimized by designing for the specific application criteria that it will be operating in.

From the experiment results, it was found that the inductor value played a significant role in the output ripple current, as well as in the converter’s efficiency performance. The 0.82 μH inductor ripple current was a third of the 0.3 μH inductor ripple current. Similarly, the output voltage ripple improved with a higher output capacitance.

The efficiency of the converter was greatly impacted by the DCR of the inductor. Holding the output capacitance and output inductance constant, the 0.29 mΩ DCR provided 1.7% higher efficiency at maximum load compared with the 1 mΩ DCR.

There is a tradeoff between inductance and saturation current for inductors. Therefore, to meet or exceed a ripple current requirement, the inductance must be greater than the minimum calculated inductance, and the saturation current of the inductor must be greater than the peak current of the converter at maximum load.

Capacitance also plays a significant role in the performance of the synchronous buck converter. Output capacitance directly influences the amount of voltage ripple and voltage overshoot seen on the output. Experiments showed that the capacitance had minimal effect on the efficiency performance.

**References**


**Publication Ordering Information**

LITERATURE FULFILLMENT:  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5103, Denver, Colorado 80217 USA  
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada  
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada  
Email: orderlit@onsemi.com

USA/Canada  
Europe, Middle East and Africa Technical Support:  
Phone: 421 33 790 2910  
Japan Customer Focus Center  
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com  
Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative