

# ON Semiconductor

## Is Now



To learn more about onsemi™, please visit our website at  
[www.onsemi.com](http://www.onsemi.com)

onsemi and onsemi. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

## MOSFET Transient Junction Temperature Under Repetitive UIS/Short-Circuit Conditions



ON Semiconductor®

<http://onsemi.com>

### APPLICATION NOTE

#### INTRODUCTION

Power MOSFET is a popular choice of switching device in a wide range of electronics. Majority of their applications is to control and regulate the high power section of a system. With technology advancements and cost competitiveness requirements, power MOSFETs are on die-shrinking trend. Smaller and cheaper MOSFETs are replacing the old bulky with additional improvements in efficiency and noise. For the same on-resistance, trench technology requires less than half the size of a planar counter part. For most markets, the improvements in efficiency and cost allow smaller packages and better profit margins. For some, the reduction in die size poses a potential hazardous problem in their systems. Several hazardous examples are discussed and methods to evaluate them are explained in details.

Thermal performance is an important parameter in most MOSFET applications such as dc/dc converters, uninterruptible power supplies (UPS), and motor control. In UPS or motor applications, MOSFETs are required to handle sudden surges of high current under fault conditions. Without a method of measuring the transient junction temperature of power devices, engineers are left to speculate about thermal failures. Junction temperature (Figure 1) is internal to the power device. Thermal measurements using thermocouples or IR cameras can only measure the average case temperature. Knowing the power applied to the power devices will allow peak junction temperature to be derived. The peak MOSFET junction temperature will determine the failure point. MOSFET datasheets' maximum values are derated for rated temperature range and do not represent any

real significance in actual applications. Knowing the peak transient junction temperature will help in predicting the MOSFET survival time in fault conditions.




Figure 1. Junction and Case Temperature Transient for a Typical TO-220

Most repetitive avalanche energy ratings ( $E_{AR}$ ) are based on infinite heat sink model (fixed case temperature). In real applications, repetitive high power events contribute to a significant increase in average power dissipation and raise the case temperature. Also, the values are derived using rated temperature with the assumption of a rectangular power pulse. Under repetitive avalanche situations, the power pulses are triangular with respect to time.

#### PROCEDURES

There are several ways to create the transient temperature rise curves under high power dissipation conditions.

1. Spice modeling with the Cauer/Foster model including the heat sink/PCB
2. Spreadsheet modeling thermal networks

Both methods require tools/software and information, which are not always available, and significant processing time to extend to the steady state.

A simplified method uses the existing MOSFET datasheet's thermal impedance graph

1. Using a single event (single UIS, single short circuit cycle) transient temperature
2. Average temperature rise model
3. Superimpose both to have the overall transient behavior

The profile of a high power single event needs to be known to calculate the junction temperature rise. For unclamped inductive switching (UIS), the power pulse will have the shape of a right triangle.

$$\text{Single event power loss} = P_{\text{single}}$$

$$\text{Normal operation power loss} = P_{\text{d-avg}}$$

The peak temperature rise for different power pulse shapes will differ. Using the method described by R. Stout [1], the transient temperature rise for a single event can be evaluated.

$$\text{Average transient temperature} = R_{\text{thJA}}(t) * (P_{\text{single}} + P_{\text{d-avg}})$$

$$\text{Overall transient} = \text{average transient} + \text{single event}$$

### EXAMPLE: MOTOR DRILL REPETITIVE UIS CONDITIONS

24 V battery, 5  $\mu\text{H}$  parasitic inductance, 5 kHz frequency, 10% duty cycle, 60 V TO-220 MOSFET NTP5863N.




Figure 2. Motor Drill Under UIS Fault

In single MOSFET trigger applications, such as the drill flyback circuit (Figure 2), repetitive UIS can occur. In this case, the MOSFET can be overstressed when the drill jams. The number of cycles or time the drill will survive in this situation is critical. When the drill is jammed, the current ramps up with parasitic inductance in the on-time. This stores energy in the parasitic inductor and can cause the MOSFET to avalanche during the off-time. The avalanche breakdown voltage ( $V_{\text{BD}}$ ) will increase by 30% from its rated voltage due to heating of the device. Finally, the drain voltage of the MOSFET will settle to battery voltage ( $V_{\text{Battery}}$ ) before another cycle begins. The avalanche time ( $t_{\text{AV}}$ ) is the duration required for  $I_{\text{peak}}$  to reduce to zero during the off-time.

### Repetitive UIS Power Derivations (Figure 3)

$$I_{\text{peak}} = \frac{V_{\text{Battery}} * D}{(F_{\text{SW}} * L)} = \frac{24 * 0.1}{5000 * 5 * 10^{-6}} = 96 \text{ A}$$

$$V_{\text{BD}} = \sim 1.3 * 60 \text{ V} * 1.1 = 86 \text{ V}^{\dagger}$$

$$t_{\text{AV}} = L * I_{\text{peak}} / (V_{\text{BD}} - V_{\text{Battery}}) = 7.74 \mu\text{s}$$

$$\begin{aligned} \text{Energy Dissipated} &= \frac{1}{2} * V_{\text{BD}} * I_{\text{peak}} * t_{\text{AV}} \\ &= \frac{1}{2} * L * I_{\text{peak}}^2 * \frac{V_{\text{BD}}}{V_{\text{BD}} - V_{\text{Battery}}} \\ &= 32 \text{ mJ} \end{aligned}$$

$$\text{Power}_{\text{uis}} = 32 \text{ mJ} * 5000 \text{ Hz} = 160 \text{ W}$$

$$\text{Power}_{\text{normal}} = 10 \text{ W (assumed)}$$

<sup>†</sup>60 V MOSFETs<sup>†</sup> have ~10% higher breakdown than rated and 30% increase due to avalanche heating.




Figure 3. UIS Waveform

### Single UIS Temperature Transient (Figure 4)

Refer to the MOSFET's thermal response graph (Figure 5) and fit a line equation at the fast transient (up to at least  $t_{\text{AV}}$ ). It follows a  $\sqrt{t}$  relationship [2]. The die thickness determines the period of fast transient  $\sqrt{t}$  relationship is valid [3] (~500  $\mu\text{s}$  for TO-220 package).

$$\text{Fitted Fast } R_{\text{thJA}} = K * \sqrt{t} = 13 * \sqrt{t} \left[ \frac{^{\circ}\text{C}}{\text{W}} \right] \quad (\text{Figure 5})$$

This fitted fast transient  $R_{\text{thJA}}$  will help in creating a single UIS temperature transient. The power pulse of a single UIS event is transformed into 10 even discrete power pulses for the following equation and its detail derivation in Appendix I.

$$\text{Temperature Rise} = R_{\text{thj}}(t) * \text{Power}(t)$$

$$P_0 = \text{Peak Power} = 86 \text{ V} * 96 \text{ A} = 8256 \text{ W}$$

$$T_{\text{rise}@n} \frac{t_{\text{av}}}{10} = \begin{cases} \frac{P_o * K}{10} * \sqrt{\frac{t_{\text{AV}}}{10}} * \left[ 10 * \sqrt{n} - \sum_{1}^n \sqrt{n} \right], & n \leq 10 \\ \frac{P_o * K}{10} * \sqrt{\frac{t_{\text{AV}}}{10}} * \left[ 10 * \sqrt{n} - \sum_{n-9}^n \sqrt{n} \right], & n > 10 \end{cases}$$

Utilizing the above formula and plotting the transients, the peak temperature occurred at  $n = 5$ .

$$T_{\text{rise}@} \frac{t_{\text{AV}}}{2} = \frac{8256 * 13}{10} * \sqrt{\frac{7.74\text{E-}6}{10}} * \left[ 10 * \sqrt{5} - \sqrt{1} - \sqrt{2} - \sqrt{3} - \sqrt{4} - \sqrt{5} \right] = 131^{\circ}\text{C}$$




Figure 4. UIS Transient Temperature Rise

#### Overall Repetitive UIS Temperature Transient

The thermal impedance with a heatsink (Figure 5),  $R_{\text{thJA}}(t)$ , included can be obtained. The heat capacity of the material,  $C_{\text{HS}}$ , and thermal resistance,  $R_{\text{HS}}$ , provided by the heatsink vendor forms a  $R_{\text{HS}} C_{\text{HS}}$  network to the  $R_{\text{thJC}}(t)$  [4].

$$R_{\text{thJA}}(t) = R_{\text{thJC}}(t) + R_{\text{HS}} * \left( 1 - e^{-t/(R_{\text{HS}} * C_{\text{HS}})} \right)$$




Figure 5. Thermal Impedance of NTP5863N

#### Average Temperature Transient

$$\begin{aligned} &= R_{\text{thJA}}(t) * (\text{Power}_{\text{UIS}} + \text{Power}_{\text{d-avg}}) \\ &= R_{\text{thJA}}(t) * 170 \text{ W} \end{aligned}$$

$$\begin{aligned} \text{Peak Single UIS Temperature} &= \max(T_{\text{rise}} \text{ in } t_{\text{AV}}) \\ &= 131^{\circ}\text{C} \end{aligned}$$

$$\begin{aligned} \text{Peak Junction Temperature Transient (Figure 6)} \\ &= 131^{\circ}\text{C} + R_{\text{thJA}}(t) * 170 \text{ W} \end{aligned}$$

The peak temperature equation above ignored the transient between high power events. For most cases, it should be a good approximation. But for a much lower frequency where time between high power events are long, temperature transient between them might be needed.

Example Junction Temperature at 10 s + 10  $\mu$ s

$$\begin{aligned} T_{\text{rise}} @ (10 + 10\mu)\text{s} &= R_{\text{thJA}}(10\text{s}) * 170 \text{ W} + \frac{8256 * 13}{10} \\ &* \sqrt{\frac{7.74\text{E-}6}{10}} \left[ 10 * \sqrt{13} - \sqrt{4} - \sqrt{5} - \sqrt{6} - \sqrt{7} - \sqrt{8} - \sqrt{9} \right. \\ &\quad \left. - \sqrt{10} - \sqrt{11} - \sqrt{12} - \sqrt{13} \right] = 1.25 * 170 + 69.4 \\ &= 281.9^{\circ}\text{C} \end{aligned}$$

10  $\mu$ s is approximate  $n = 13$  ( $10 \mu\text{s} / (7.74 \mu\text{s} / 10) \approx 13$ )

The temperature calculations above are referring to the rise in temperature. Adding the ambient temperature will obtain the actual junction temperature.




Figure 6. Overall Transient Temperature rise

## INTRINSIC TEMPERATURE

The silicon MOSFET junction temperature is limited by its intrinsic temperature. It was shown that localized hot spot (mesoplasma) occurs at intrinsic temperature [5].

With a theoretical intrinsic temperature of 370°C, NTP5863 will fail in around 10 seconds ( $T_{rise} = 345^{\circ}\text{C}$ )

under the previously specified repetitive UIS condition. If the peak temperature never reaches intrinsic temperature under steady state, the device will survive the repetitive avalanches assuming failure mode is thermal.

## SURFACE-MOUNT DEVICES

Surface-mount device datasheet provides thermal impedance ( $R_{thJA}$ ) graph of a specific copper area, thickness and PCB material.  $R_{thJA}$  will change significantly with different PCB conditions. ON Semiconductor does provide different  $R_{thJA}$  graphs for different copper area and thickness upon request; even so, these curves may not take into account all significant variables of the actual customer application [6].




Figure 7. NTMF5832NL Surface Mount SO8FL Package with 1 in<sup>2</sup> Pad [2 oz] Copper Area

## REPETITIVE SHORT-CIRCUIT

In all UPS short circuit testing at the output is a requirement. With the output shorted (secondary side of transformer), the primary side H-bridge/Push-Pull MOSFETs turn on with little impedance passing huge current repetitively. This will incur tremendous power loss in a short period of time until the microcontroller shuts down. Low on-resistance devices are commonly used so power loss will be dominated by the switching losses.

### Single Short-circuit Temperature Transient

The procedure for getting the peak temperature transient under short-circuit conditions is similar to the previous repetitive UIS example. Except that the power pulse for short-circuit,  $t_{SC}$ , will be different. Therefore, the previous  $T_{rise}$  equation (for right angle power pulse) will not apply. The exact power pulse depends on circuit implementations like MOSFETs' saturation current and parasitic inductances.

$$\text{Fitted Fast } R_{thJA} = K * \sqrt{t} = 17 * \sqrt{t} \quad [7]$$


An example of temperature rise for an isosceles triangle and rectangle power pulse is shown (Figure 8). The isosceles triangle was divided into 10 equal powers and 20

time divisions for deriving its discrete temperature transient formula below.

$$T_{rise(\text{rectangular})} = \begin{cases} P_o * K * \sqrt{t} & t \leq t_{SC} \\ P_o * K * \left[ \sqrt{t} - \sqrt{t - t_{SC}} \right] & t > t_{SC} \end{cases}$$

$$T_{rise(\text{iso. triangle})} @ n \frac{t_{SC}}{20}$$

$$= \begin{cases} \frac{P_o * K}{10} * \sqrt{\frac{t_{SC}}{20}} * \sum_{n=1}^n \sqrt{n}, & n \leq 10 \\ \frac{P_o * K}{10} * \sqrt{\frac{t_{SC}}{20}} * \left[ \sum_{n=9}^n \sqrt{n} - \sum_{n=1}^{n-10} \sqrt{n-10} \right] & 10 < n \leq 20 \\ \frac{P_o * K}{10} * \sqrt{\frac{t_{SC}}{20}} * \left[ \sum_{n=9}^n \sqrt{n} - \sum_{n=19}^{n-10} \sqrt{n-10} \right] & n > 20 \end{cases}$$



**Figure 8. Transient Temperature for Different Power Pulse Shapes**

#### Example: Buck Converter Shoot-thru

Buck converter, 300 kHz frequency, 100 ns short-circuit with rectangular or triangular power pulse, 40 V SO-8 FL MOSFET NTP5863N, 2 W  $P_{d-avg}$ , Ambient = 25°C, assumed failure junction temperature of 370°C

#### 1. Rectangle Short-circuit Power Pulse

Peak Single Short-circuit Temperature<sub>rect</sub> = 17°C

$$power_{rect} = 3200 \text{ W} * 100 \text{ ns} * 300 \text{ kHz} + 2 \text{ W} = 98 \text{ W}$$

$$R_{thJA} = \frac{370^\circ\text{C} - 17^\circ\text{C} - 25^\circ\text{C}}{98 \text{ W}} = 3.35 \frac{^\circ\text{C}}{\text{W}}$$

Device reaches 3.4°C/W and failure temperature in 0.1sec with specified rectangular power pulse.

#### 2. Triangle Short-circuit Power Pulse

Peak Single Short-circuit Temperature<sub>tri</sub> = 9°C

$$Power_{tri} = \frac{1}{2} * 3200 \text{ W} * 100 \text{ ns} * 300 \text{ kHz} + 2 \text{ W} = 50 \text{ W}$$

$$R_{thJA} = \frac{370^\circ\text{C} - 9^\circ\text{C} - 25^\circ\text{C}}{50 \text{ W}} = 6.7 \frac{^\circ\text{C}}{\text{W}}$$

Device reaches 6.7°C/W and failure temperature in 0.5 s with specified triangular power pulse.

## OTHER IMPLICATIONS

The intrinsic temperature varies with MOSFET technologies. For different breakdown voltage MOSFETs, they will have different doping concentrations. A higher breakdown voltage usually has lower silicon doping than lower breakdown. A higher doping concentration results in a higher intrinsic temperature.

Mounting conditions have a huge influence on the thermal resistance [7]. When thermal pads or grease are used, their thermal resistance should be included. Due to their negligible heat capacity compared to the heatsink, additional RC thermal network is not needed but simply adding the resistance to  $R_{HS}$ .

## CONCLUSION

The K term used in the fast transient also reveals the relative die size in the same MOSFET package family.

$$K = \frac{2}{A \sqrt{\rho \pi k c}} \quad [2]$$

where:

A = Area

ρ = Density

K = Thermal Conductivity

c = Thermal Capacity of Silicon

It is obvious that the fast transient (<~1 ms) depends on the die size, slow transient (~1 ms to 1 s) depends on the package type, and steady state transient depends on the mounting conditions. If it is in the same package, a larger die

will have a smaller peak junction temperature in the fast transient and a smaller steady state temperature rise for the same power pulse.

Although a lower thermal impedance indicates a better thermal capability, the breakdown voltage variations between different devices affect the UIS pulse time and energy. Also a larger die will have larger input capacitances resulting in higher switching power loss. Therefore, calculation of power losses and deriving the transient junction temperature will be a better determining factor in MOSFET selection.

This method is also applicable to other power devices through knowing the power pulse transient and average power applied.


REFERENCES

- [1] "How to Generate Square Wave, Constant Duty Cycle, Transient Response Curves",  
[http://www.onsemi.com/pub\\_link/Collateral/AND8219-D.PDF](http://www.onsemi.com/pub_link/Collateral/AND8219-D.PDF)
- [2] D.L. Blackburn, "Power MOSFET Failure Revisited", *Proc. 1988 IEEE Power Electronics Specialists Conference*, pp 681–688, April 1988
- [3] "Semiconductor Package Thermal Characterization",  
[http://www.onsemi.com/pub\\_link/Collateral/AND8215-D.PDF](http://www.onsemi.com/pub_link/Collateral/AND8215-D.PDF)
- [4] "Thermal RC Ladder Networks",  
[http://www.onsemi.com/pub\\_link/Collateral/AND8221-D.PDF](http://www.onsemi.com/pub_link/Collateral/AND8221-D.PDF)
- [5] A. C. English, "Physical Investigation of the Mesoplasma in Silicon", *IEEE Trans. Elec. Dev.* Vol-13(8/9), pp. 662–667, Aug 1966
- [6] "Predicting the Effect of Circuit Boards ON Semiconductor Package Thermal Performance",  
[http://www.onsemi.com/pub\\_link/Collateral/AND8222-D.PDF](http://www.onsemi.com/pub_link/Collateral/AND8222-D.PDF)
- [7] "Mounting Considerations For Power Semiconductors",  
[http://www.onsemi.com/pub\\_link/Collateral/AN1040-D.PDF](http://www.onsemi.com/pub_link/Collateral/AN1040-D.PDF)

## APPENDIX I. THERMAL RESPONSE TRANSFORMATION

Temperature Rise = Power \* Rth

$$R_{th} = K * \sqrt{t}$$



**Figure 9. Right Angle Triangle Power Pulse Decomposed and Constructed From Superposition to Form Thermal and Power Response**

Approximate temperature rise at each time intervals,

$$t_1 : P_o * K * \sqrt{t_1} - \left( \frac{P_o}{10} * K * \sqrt{t_1} \right)$$

$$t_2 : P_o * K * \sqrt{t_2} - \left( \frac{P_o}{10} * K * \sqrt{t_2} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_2 - t_1} \right)$$

$$t_3 : P_o * K * \sqrt{t_3} - \left( \frac{P_o}{10} * K * \sqrt{t_3} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_3 - t_1} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_3 - t_2} \right)$$

...

$$\begin{aligned} t_{10} : & P_o * K * \sqrt{t_{10}} - \left( \frac{P_o}{10} * K * \sqrt{t_{10}} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{10} - t_1} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{10} - t_2} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{10} - t_3} \right) \\ & - \left( \frac{P_o}{10} * K * \sqrt{t_{10} - t_4} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{10} - t_5} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{10} - t_6} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{10} - t_7} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{10} - t_8} \right) \\ & - \left( \frac{P_o}{10} * K * \sqrt{t_{10} - t_9} \right) \end{aligned}$$

...

$$t_{21} : P_o * K * \sqrt{t_{21}} - \left( \frac{P_o}{10} * K * \sqrt{t_{21}} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{21} - t_1} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{21} - t_2} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{21} - t_3} \right) \\ - \left( \frac{P_o}{10} * K * \sqrt{t_{21} - t_4} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{21} - t_5} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{21} - t_6} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{21} - t_7} \right) - \left( \frac{P_o}{10} * K * \sqrt{t_{21} - t_8} \right) \\ - \left( \frac{P_o}{10} * K * \sqrt{t_{21} - t_9} \right)$$

For 10 division of right angle triangle power pulse,

$$t_1 = \frac{t_{AV}}{10}, t_{10} - t_4 = 6 * \frac{t_{AV}}{10}, t_{21} - t_7 = 14 * \frac{t_{AV}}{10} \dots$$

$$T_{rise} @ n \frac{t_{AV}}{10} = \begin{cases} P_o * K \sqrt{\frac{n * t_{AV}}{10}} - \sum_1^n \left( \frac{P_o}{10} * K \sqrt{\frac{n * t_{AV}}{10}} \right) \rightarrow \frac{P_o}{10} * K \sqrt{\frac{t_{AV}}{10}} \left( 10 * \sqrt{n} - \sum_1^n \sqrt{n} \right), & n \leq 10 \\ \frac{P_o}{10} * K \sqrt{\frac{t_{AV}}{10}} \left[ 10 * \sqrt{n} - \sum_{n-9}^n \sqrt{n} \right], & n > 10 \end{cases}$$

For higher resolutions, 30 divisions formula will be:

$$T_{rise} @ n \frac{t_{AV}}{30} = \begin{cases} \frac{P_o}{30} * K \sqrt{\frac{t_{AV}}{30}} \left[ 30 * \sqrt{n} - \sum_1^n \sqrt{n} \right], & n \leq 30 \\ \frac{P_o}{30} * K \sqrt{\frac{t_{AV}}{30}} \left[ 30 * \sqrt{n} - \sum_{n-29}^n \sqrt{n} \right], & n > 30 \end{cases}$$

**ON Semiconductor** and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5817-1050

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative