


SCALE 1:1

TO-220 5 LEAD OFFSET CASE 314B-05 ISSUE L

DATE 01/07/1994



- NOTES:
 1 DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION D DOES NOT INCLUDE
 INTERCONNECT BAR (DAMBAR) PROTRUSION.
 DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 0.043 (1.092) MAXIMUM.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.572	0.613	14.529	15.570
В	0.390	0.415	9.906	10.541
С	0.170	0.180	4.318	4.572
D	0.025	0.038	0.635	0.965
Е	0.048	0.055	1.219	1.397
F	0.850	0.935	21.590	23.749
G	0.067	BSC	1.702 BSC	
Н	0.166	BSC	4.216	BSC
J	0.015	0.025	0.381	0.635
K	0.900	1.100	22.860	27.940
L	0.320	0.365	8.128	9.271
N	0.320 BSC		8.128	BSC
Q	0.140	0.153	3.556	3.886
S		0.620		15.748
U	0.468	0.505	11.888	12.827
٧		0.735		18.669
W	0.090	0 110	2 286	2 794

STYLE 1 THRU 4: CANCELLED

STYLE 5: PIN 1. GATE

-T- SEATING PLANE

- 2. MIRROR 3. DRAIN
- 4. KELVIN 5. SOURCE

DOCUMENT NUMBER:	98ASB42218B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO-220 5 LEAD OFFSET		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.