## MOSFET - Power, N-Channel

## $80 \mathrm{~V}, 1.75 \mathrm{~m} \Omega$

## NVCR4LS1D7N08M7A

## Features

- Typical $\mathrm{R}_{\mathrm{DS}(o n)}=1.31 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}$
- Typical $\mathrm{Q}_{\mathrm{g}(\mathrm{tot})}=130 \mathrm{nC}$ at $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}$
- AEC-Q101 Qualified
- RoHS Compliant


ORDERING INFORMATION
DIMENSION ( $\mu \mathrm{m}$ )

| Die Size | $5080 \times 3683$ |
| :--- | :--- |
| Die Size (Sawn) | $5060 \pm 15 \times 3663 \pm 15$ |
| Source Attach Area | $4874.7 \times 3453.5$ |
| Gate Attach Area | $359.9 \times 483.5$ |
| Die Thickness | $101.6 \pm 19.1$ |

Gate and Source: AISiCu
Drain: Ti-NiV-Ag (back side of die)
Passivation: Polyimide
Wafer Diameter: 8 inch
Wafer Sawn on UV Tape
Bad Dice Identified in Inking
Gross Die Counts: 1362

The Chip is $100 \%$ Probed to Meet the Conditions and Limits Specified at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{BV}_{\mathrm{DSS}}$ | Drain to Source Breakdown Voltage | $\mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ | 80 | - | - | V |
| $\mathrm{I}_{\mathrm{DSS}}$ | Drain to Source Leakage Current | $\mathrm{V}_{\mathrm{DS}}=80 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{GSS}}$ | Gate to Source Leakage Current | $\mathrm{V}_{\mathrm{GS}}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=0 \mathrm{~V}$ | - | - | $\pm 100$ | nA |
| $\mathrm{V}_{\mathrm{GS}(\text { th })}$ | Gate to Source Threshold Voltage | $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}$ | 2.0 | - | 4.0 | V |
| ${ }^{*} \mathrm{R}_{\mathrm{DS}(o n)}$ | Bare Die Drain to Source On Resistance | $\mathrm{I}_{\mathrm{D}}=5 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V}$ | - | 1.31 | 1.75 | $\mathrm{~m} \Omega$ |
| $\mathrm{~V}_{\mathrm{SD}}$ | Source to Drain Diode Voltage | $\mathrm{I}_{\mathrm{SD}}=5 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ | - | - | 1.2 | V |
| $\mathrm{E}_{\mathrm{AS}}$ | Single Pulse Drain-to-Source <br> Avalanche Energy | $\mathrm{L}=0.17 \mathrm{mH}, \mathrm{I}_{\mathrm{AS}}=70 \mathrm{~A}$ | 416 | - | - | mJ |

[^0]
## NVCR4LS1D7N08M7A

MOSFET MAXIMUM RATINGS in Reference to the FDBL86363-F085 electrical data in TOLL
( $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Ratings | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DSS}}$ | Drain to Source Voltage | 80 | V |
| $\mathrm{~V}_{\mathrm{GS}}$ | Gate to Source Voltage | $\pm 20$ | V |
| $\mathrm{I}_{\mathrm{D}}$ | Continuous Drain Current $\mathrm{R}_{\theta \mathrm{JJC}}\left(\mathrm{V}_{\mathrm{GS}}=10\right)($ Note 1) | 295 | A |
|  | $\mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | 208 |  |
| $\mathrm{~T}_{\mathrm{C}}=100^{\circ} \mathrm{C}$ | Single Pulse Avalanche Energy (Note 2) | 512 | mJ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation $\mathrm{R}_{\theta \mathrm{JC}}$ | 357 | W |
|  | Derate Above $25^{\circ} \mathrm{C}$ | 2.38 | $\mathrm{~W} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}, \mathrm{T}_{\mathrm{STG}}$ | Operating and Storage Temperature | -55 to +175 | 0.42 |
| $\mathrm{R}_{\theta \mathrm{JJC}}$ | Thermal Resistance, Junction to Case | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Maximum Thermal Resistance, Junction to Ambient (Note 3) | 43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Current is limited by silicon.
2. Starting $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{L}=0.25 \mathrm{mH}, \mathrm{I}_{\mathrm{AS}}=64 \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=80 \mathrm{~V}$ during inductor charging and $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ during time in avalanche.
3. $\mathrm{R}_{\theta \mathrm{JA}}$ is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. $\mathrm{R}_{\theta \text { JC }}$ is guaranteed by design, while $\mathrm{R}_{\text {ӨJA }}$ is determined by the board design. The maximum rating presented here is based on mounting on a $1 \mathrm{in}^{2}$ pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS in Reference to the FDBL86363-F085 electrical data in TOLL
( $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ unless otherwise noted)


## ON CHARACTERISTICS

| $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ | Gate to Source Threshold Voltage | $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}$ |  | 2.0 | 3.0 | 4.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | Drain to Source on Resistance | $\begin{aligned} & \mathrm{I}_{\mathrm{D}}=80 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | - | 1.5 | 2.0 | $\mathrm{m} \Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{J}}=175^{\circ} \mathrm{C}$ (Note 4) | - | 3.1 | 4.1 | $\mathrm{m} \Omega$ |

DYNAMIC CHARACTERISTICS

| $\mathrm{C}_{\text {iss }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{DS}}=40 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | - | 10000 | - | pF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {oss }}$ | Output Capacitance |  | - | 1540 | - | pF |
| $\mathrm{C}_{\text {rss }}$ | Reverse Transfer Capacitance |  | - | 70 | - | pF |
| $\mathrm{R}_{\mathrm{g}}$ | Gate Resistance | $\mathrm{f}=1 \mathrm{MHz}$ | - | 2.8 | - | $\Omega$ |
| $\mathrm{Q}_{\mathrm{g} \text { (ToT) }}$ | Total Gate Charge | $\mathrm{V}_{\mathrm{GS}}=0$ to $10 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=64 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=80 \mathrm{~A}$ | - | 130 | - | nC |
| $Q_{g(t h)}$ | Threshold Gate Charge | $\mathrm{V}_{\mathrm{GS}}=0$ to $2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=64 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=80 \mathrm{~A}$ | - | 18 | - | nC |
| $\mathrm{Q}_{\mathrm{gs}}$ | Gate to Source Gate Charge | $\mathrm{V}_{\mathrm{DD}}=64 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=80 \mathrm{~A}$ | - | 47 | - | nC |
| $\mathrm{Q}_{\mathrm{gd}}$ | Gate to Drain "Miller" Charge |  | - | 24 | - | nC |

SWITCHING CHARACTERISTICS

| $\mathrm{t}_{\mathrm{d} \text { (on) }}$ | Turn-On Delay | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=40 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=80 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{GEN}}=6 \Omega \end{aligned}$ | - | 39 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time |  | - | 63 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (off) }}$ | Turn-Off Delay |  | - | 61 | - | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time |  | - | 33 | - | ns |

DRAIN-SOURCE DIODE CHARACTERISTIC

| $\mathrm{V}_{\mathrm{SD}}$ | Source to Drain Diode Voltage | $\mathrm{I}_{\mathrm{SD}}=80 \mathrm{~A}, \mathrm{~V} \mathrm{GS}=0 \mathrm{~V}$ | - | - | 1.25 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{\mathrm{SD}}=40 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ | - | - | 1.2 | V |
| $\mathrm{t}_{\mathrm{rr}}$ | Reverse Recovery Time | $\mathrm{I}_{\mathrm{F}}=80 \mathrm{~A}, \mathrm{~d} \mathrm{ISD}_{\mathrm{SD}} / \mathrm{dt}=100 \mathrm{~A} / \mathrm{us}$, | - | 83 | - | ns |
| $\mathrm{Q}_{\mathrm{rr}}$ | Reverse Recovery Charge | $\mathrm{V}_{\mathrm{DD}}=64 \mathrm{~V}$ | - | 118 | - | nC |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. The maximum value is specified by design at $\mathrm{T}_{J}=175^{\circ} \mathrm{C}$. Product is not tested to this condition in production.

## NVCR4LS1D7N08M7A

## TYPICAL CHARACTERISTICS



Figure 1. Normalized Power Dissipation vs. Case Temperature


Figure 2. Maximum Continuous Drain Current vs. Case Temperature


Figure 3. Normalized Maximum Transient Thermal Impedance


Figure 4. Peak Current Capability

## NVCR4LS1D7N08M7A

TYPICAL CHARACTERISTICS (continued)


Figure 5. Forward Bias Safe Operating Area


Figure 7. Transfer Characteristics


Figure 9. Saturation Characteristics


Figure 6. Unclamped Inductive Switching Capability


Figure 8. Forward Diode Characteristics


Figure 10. Saturation Characteristics

## NVCR4LS1D7N08M7A

TYPICAL CHARACTERISTICS (continued)


Figure 11. R $_{\text {DSON }}$ vs. Gate Voltage


Figure 13. Normalized Gate Threshold Voltage vs. Temperature


Figure 15. Capacitance vs. Drain to Source Voltage


Figure 12. Normalized RDSON vs. Junction Temperature


Figure 14. Normalized Drain to Source
Breakdown Voltage vs. Junction Temperature


Figure 16. Gate Charge vs. Gate to Source Voltage
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales


[^0]:    *Accurate $\mathrm{R}_{\mathrm{DS}(o n)}$ test at die level is not feasible for this thin die as limited by the test contact precision attainable in a die form. The max $\mathrm{R}_{\mathrm{DS}}(\mathrm{on})$ specification is defined from the historical performance of the die in package but is not guaranteed by test in production. The die $\mathrm{R}_{\mathrm{DS}}(\mathrm{on})$ performance depends on the Source wire/ribbon bonding layout.

