Low Profile Overvoltage Protection IC with Integrated MOSFET

This device represents a new level of safety and integration by combining an overvoltage protection circuit (OVP) with a dual 20 V P-channel power MOSFET. The OVP is specifically designed to protect sensitive electronic circuitry from overvoltage transients and power supply faults. During such events, the IC quickly disconnects the input supply from the load, thus protecting it. The integration of the additional transistor and power MOSFET reduces layout space and promotes better charging performance.

The IC is optimized for applications that use an external AC–DC adapter or a car accessory charger to power a portable product or recharge its internal batteries.

Features

- Overvoltage Turn-Off Time of Less Than 1.5 μs
- Undervoltage Lockout Protection; 3.0 V, Nominal
- High Accuracy Undervoltage Threshold of 5.0%
- -20 V Integrated P-Channel Power MOSFET
- Low $R_{DS(on)} = 64 \text{ m}\Omega @ -4.5 \text{ V}$
- Compact 3.0 x 4.0 mm QFN Package
- Maximum Solder Reflow Temperature @ 260°C
- This is a Pb–Free Device

Benefits

- Provide Battery Protection
- Integrated Solution Offers Cost and Space Savings
- Integrated Solution Improves System Reliability
- Optimized for Commercial PMUs from Top Suppliers

Applications

- Portable Computers and PDAs
- Cell Phones and Handheld Products
- Digital Cameras



ON Semiconductor®

http://onsemi.com



(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NUS6160MNTWG	QFN22 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



Figure 1. Pinout



Figure 2. Typical Charging Solution

MAXIMUM RATINGS (T_J = 25°C, unless otherwise stated)

Rating	Symbol	Min	Max	Unit
V _{IN} to Ground	V _{IN}	-0.3	21	V
OUT, EN, FLAG Pins Voltage to Ground	$V_{OUT}, \overline{V_{EN}}, \overline{V_{FLAG}}$	-0.3	7.0	V
Maximum Current from V _{IN} to V _{OUT} (PMOS)	I _{max}		600	mA
Drain-to-Source Voltage	V _{DSS}		-20	V
Gate-to-Source Voltage	V _{GS}	-8.0	8.0	V
Continuous Drain Current, Steady State	I _D		-2.0	А
Pulsed Drain Current, t _p = 10 ms	I _{DM}		-4.0	А
Source Current	۱ _S		-1.1	А
Operating Ambient Temperature	T _A	-40	85	°C
Storage Temperature	T _{STG}	-55	150	°C
Operating Junction Temperature	TJ		150	°C
Thermal Resistance (Note 1) 1 in ² (645 mm ²) (All devices fully enhanced) OVP FET FET _{SW} FET _{REG} 1 in ² (645 mm ²) (OVP and FET _{SW} fully enhanced, 1 V drop across FET _{REG}) OVP FET FET _{SW} FET _{REG} 0.25 in ² (161 mm ²) (All devices fully enhanced) OVP FET FET _{SW} FET _{REG} 0.25 in ² (161 mm ²) (OVP and FET _{SW} fully enhanced, 1 V drop across FET _{REG}) OVP FET FET _{SW} FET _{REG}	θJA	68 42 46 39 80 79 53 56 53 49 92		°C/W
ESD Performance (Human Body Model) Pins 1, 15, 18, 19, 20	-		2.5	kV
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)	TL		260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. 1 oz. copper, double sided board. Thermal impedance requires total for ΔT calculations. See example in thermal description.

PIN DESCRIPTION

Pin	Name	Description
1	Out	This pin is the output of the internal OVP chip. It must be connected to the source of the upper FET (Pin 8).
3	Gate FET _{SW}	This pin is the gate of the upper FET which is normally used for a switch in series with the battery. It is controlled by the PMU.
4, 5, 6, 7	Drain FET _{SW}	These pins are the drain of the upper FET. For the lowest on resistance connect all pins together. This set of pins must be connected to the source of the lower (regulator) FET, Pin 10.
8	Source FET _{SW}	This pin is the source of the upper FET and must be connected to the output pin of the internal OVP chip (Pin 1).
9, 11, 13	Drain FET _{REG}	These pins are the drain of the lower FET which is normally used for the regulation function. It connects to the positive terminal of the battery.
10	Source FET _{REG}	This pin is the source of the lower FET and must be connected to the drain pins of the upper FET.
12	N/C	This pin has no internal connections and is isolated from all internal circuitry within the chip.
14	Gate FET _{REG}	This pin is the gate of the lower FET which is normally used for the regulation function in series with the battery. It is controlled by the PMU.
15	FLAG	The fault flag is an open drain output and therefore requires a pullup resistor. The \overline{FLAG} pin will be driven low when the input voltage exceeds the OVLO trip level.
2, 16, 17, 21, 22	N/C	These pins are connected to the ground of the analog chip. This is a medium impedance connection and should not be used for the ground signal. These pins should either be left floating or connected to ground, but not any other potential. If these pins are connected to ground, the ground pin (19) must still be used.
18	EN	The ENABLE pin must be held low for normal operation. When this pin is tied high the unit will be shut down. The state of the enable pin has no impact on the FAULT pin.
19	Gnd	This is the ground reference pin for the internal OVP chip.
20	In	This pin is the input to the internal OVP chip and connects to the wall, or car adaptor.

OVP ELECTRICAL CHARACTERISTICS

(Min/Max limits values ($-40^{\circ}C < T_A < +85^{\circ}C$) and V_{in} = +5.0 V. Typical values are T_A = +25°C, unless otherwise noted.)

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{in}		1.2		20	V
Undervoltage Lockout Threshold	UVLO	V _{in} falls down UVLO threshold	2.85	3.0	3.15	V
Undervoltage Lockout Hysteresis	UVLO _{hyst}		30	50	70	mV
Overvoltage Lockout Threshold	OVLO	V _{in} rises up OVLO threshold	6.9	7.07	7.4	V
Overvoltage Lockout Hysteresis	OVLO _{hyst}		50	100	125	mV
V _{in} versus V _{out} Dropout	V _{drop}	V _{in} = 5 V, I charge = 500 mA		105	200	mV
Supply Quiescent Current	ldd	No Load, V _{in} = 5.25 V		24	35	μA
OVLO Supply Current	Idd _{ovlo}	V _{in} = 8 V		50	85	μΑ
Output Off State Current	I _{std}	V _{in} = 5.25 V, EN = 1.2 V		26	37	μA
FLAG Output Low Voltage	Vol _{flag}	V _{in} > OVLO, Sink 1 mA on FLAG pin			400	mV
FLAG Leakage Current	FLAG _{leak}	FLAG level = 5 V		5.0		nA
EN Voltage High	V _{ih}	V _{in} from 3.3 V to 5.25 V	1.2			V
EN Voltage Low	V _{ol}	V _{in} from 3.3 V to 5.25 V			0.4	V
EN Leakage Current	ENleak	EN = 5.5 V or GND		170		nA
TIMINGS						
Start Up Delay	t _{on}	From V_{in} > UVLO to V_{out} = 0.8x V_{in} , See Fig 3 & 9		4.0	15	ms
FLAG going up Delay	t _{start}	From V _{in} > UVLO to FLAG = 1.2 V, See Fig 3 & 10		3.0		μs
Output Turn Off Time	t _{off}	From V_{in} > OVLO to $V_{out} \le 0.3$ V, See Fig 4 & 11 V_{in} increasing from normal operation to >OVLO at 1V/µs. No output capacitor.		0.8	1.5	μs
Alert Delay	t _{stop}	From V _{in} > OVLO to $\overline{FLAG} \le 0.4$ V, See Fig 4 & 12 V _{in} increasing from normal operation to >OVLO at 1V/µs		1.0	2.0	μs
Disable Time	t _{dis}	From \overline{EN} 0.4 to 1.2V to V _{out} \leq 0.3V, See Fig 5 & 13 V _{in} = 4.75 V. No output capacitor.		2.0		μs
Thermal Shutdown Temperature	T _{sd}			150		°C
Thermal Shutdown Hysteresis	T _{sdhyst}			30		°C

NOTE: Thermal Shutdown parameter has been fully characterized and guaranteed by design.

MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted, all parameters apply to both FET_{SW} and FET_{REG})

Characteristic	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(Br)DSS}	V_{GS} = 0 V, I _D = -250 μ A		-20			V
Drain-to-Source Breakdown Voltage	V _{(Br)DSS/} T _J				-15		mV/°C
Iemperature Coefficient							
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V$	T _J = 25°C			-1.0	μA
		$v_{\rm DS} = -16 v$	$DS = -16 V$ $T_J = 85^{\circ}C$			-5.0	
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±8.0 V				±100	nA
ON CHARACTERISTICS (Note 2)	_						_
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = -250 \ \mu A$		-0.45		-1.5	V
Gate Threshold Temperature Coefficient	$V_{GS(TH)/}T_J$				2.7		mV/°C
Drain-to-Source On Resistance	R _{DS(ON)}	V _{GS} = -4.5 V	, I _D = –1.0 A		64	80	mΩ
		V _{GS} = -4.5 V	, I _D = -0.6 A		62	80	
Forward Transconductance	9 _{FS}	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -2.9 \text{ A}$			7.0		S
CHARGES, CAPACITANCES, AND GATE RESISTANC	E						
Input Capacitance	C _{ISS}	V_{GS} = 0 V, f = 1.0 MHz, V_{DS} = -16 V			750		pF
Output Capacitance	C _{OSS}				100		
Reverse Transfer Capacitance	C _{RSS}				45		
Total Gate Charge	Q _{G(TOT)}				7.6	8.6	nC
Gate-to-Source Charge	Q _{GS}	V _{GS} = -4.5 V, V I _D = -2	V _{GS} = -4.5 V, V _{DS} = -16 V, I _D = -2.6 A		1.3		
Gate-to-Drain Charge	Q _{GD}	5			2.6		
SWITCHING CHARACTERISTICS (Note 3)							
Turn-On Delay Time	t _{d(ON)}				5.5		ns
Rise Time	t _r	V _{GS} = -4.5 V,	V _{DD} = -16 V,		12		
Turn-Off Delay Time	t _{d(OFF)}	I _D = -2.6 A,	R _G = 2.0 Ω		32		
Fall Time	t _f				23		
DRAIN-SOURCE DIODE CHARACTERISTICS							
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I	_S = –1.1 A		-0.8	-1.2	V
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dI _S /dt = 100 A/μs, I _S = 1.0 A			20		ns
Charge Time	ta				15		1
Discharge Time	tb				5		1
Reverse Recovery Charge	Q _{RR}				0.01		μC

2. Pulse test: pulse width \leq 300 μ s, duty cycle \leq 2% 3. Switching characteristics are independent of operating junction temperatures



Figure 3. Start Up Sequence



FLAG

Figure 5. Disable on $\overline{EN} = 1$



Figure 4. Shutdown on Over Voltage Detection



Figure 6. FLAG Response with $\overline{EN} = 1$



Figure 7.





TYPICAL OPERATING CHARACTERISTICS



Figure 13. Disable Time EN = Ch1, V_{out} = Ch2, FLAG = Ch3



TYPICAL OPERATING CHARACTERISTICS



Figure 15. Direct Output Short Circuit

Figure 16. R_{DS(on)} vs. Temperature (Load = 500 mA)



Figure 17. Supply Quiescent Current vs. Vin



TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)

and Gate Voltage

Temperature

vs. Voltage

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)

http://onsemi.com 11

Operational Description

The NUS6160 provides overvoltage protection for positive voltages up to 20 V. A P–Channel FET protects the load connected on the V_{out} pin, against positive overvoltage conditions. The Output follows the V_{BUS} level until OVLO threshold is reached.

Undervoltage Lockout (UVLO)

To ensure proper operation under all conditions, the device has a built–in undervoltage lock out (UVLO) circuit. As the input ramps from 0 V, the output remains disconnected from input until the V_{in} voltage is above 3.2 V nominal. The FLAG output is pulled to low as long as Vin does not reach the UVLO threshold. This circuit incorporates hysteresis on the UVLO pin to provide noise immunity to transient condition.

Figure 28. Output Characteristic vs. Vin

Overvoltage Lockout (OVLO)

To protect connected systems on Vout Pin from overvoltage, the device has a built-in overvoltage lock out (OVLO) circuit. During an overvoltage condition, the output remains disabled until the input voltage is reduced to below the OVLO hysteresis level. The FLAG output is tied to low until Vin is higher than OVLO. This circuit incorporates hysteresis on the OVLO pin to provide noise immunity from transient conditions.

FLAG Output

The NUS6160 provides a FLAG output, which alerts external systems that a fault has occurred. This pin goes low as soon as the OVLO threshold is exceeded. When Vin level recovers to its normal range the FLAG is set high.

The FLAG Pin is an open drain output, thus a pullup resistor (typically 1 M Ω – Minimum 10 k Ω) must be provided to V_{battery}.

EN Input

To enable normal operation, the EN pin shall be forced low or connected to ground. A high level on the pin disconnects the OUT Pin from IN Pin. EN does not override an OVLO or UVLO fault.

Internal PMOS FET

The NUS6160 includes an internal PMOS FET which connects the input to the output pin. This FET is turned off

in the event of an overvoltage condition to protect the output from a positive overvoltage condition. The low Rds(on), during normal operation will minimize the voltage drop across the device. (See Figure 16).

ESD Tests

The NUS6160 meets the requirements of the IEC61000-4-2, level 4 (Input pin, 1 μ F mounted on board). For the air discharge condition, Vin is protected up to ± 15 kV. In the contact condition, Vin is protected up to ± 8 kV ESD. Please refer to Figure 29 to see the IEC 61000-4-2 electrostatic discharge waveform.

Figure 29. IEC 61000-4-2 Curve

Thermal Impedance

Due to cross heating of the three dice in the package, the equivalent thetas are given for this device rather than the individual thetas. To calculate the junction temperatures of a single die, the total power must be used. For example, given the following parameters, the die temperatures will be as shown:

$$\begin{split} I_{dc} &= 500 \text{ mA} \\ R_{DS(on)} \text{ OVP} &= 305 \text{ m}\Omega \\ R_{DS(on)} \text{ FETsw} &= 72 \text{ m}\Omega \\ \text{FET}_{reg} \text{ has a } 1.0 \text{ V} \text{ Drop} \\ \text{Board copper area} &= 161 \text{ mm}^2 \end{split}$$

Calculate the individual power dissipations:

 $P_{OVP} = (0.50 \text{ A})^2 \text{ x} .305 \Omega = 0.076 \text{ W}$

 $P_{SW} = (0.50 \text{ A})^2 \text{ x } .072 \Omega = 0.018 \text{ W}$

 $P_{REG} = 0.50 \text{ A x } 1.0 \text{ V} = 0.50 \text{ W}$

 $P_{\text{TOT}} = 0.076 + 0.018 + 0.50 = 0.594 \text{ W}$

From the Maximum ratings table for thetas, 161 mm² and 1 V drop across FET_{REG} :

•	
OVP FET	53°C/W
FET _{SW}	49°C/W
FET _{REG}	92°C/W

The die temperature rises above ambient are:

 $T_{OVP} = 53^{\circ}C/W \ge 0.594 W = 32^{\circ}C$

 $T_{SW} = 49^{\circ}C/W \ge 0.594 W = 29^{\circ}C$

 $T_{REG} = 92^{\circ}C/W \ge 0.594 W = 55^{\circ}C$

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>