## **Power MOSFET**

# 20 V, 3.3 A, Single N-Channel, SOT-23

#### **Features**

- Low R<sub>DS(on)</sub>
- Low Gate Charge
- Low Threshold Voltage
- Halide-Free
- This is a Pb-Free Device

### **Applications**

- DC-DC Conversion
- Battery Management
- Load/Power Switch

#### MAXIMUM RATINGS (T<sub>.I</sub> = 25°C unless otherwise noted)

(ij = 20 o allied date) med neted)							
Parame	Symbol	Value	Unit				
Drain-to-Source Voltage	V <sub>DSS</sub>	20	V				
Gate-to-Source Voltage	Gate-to-Source Voltage				V		
Continuous Drain				3.3			
Current (Note 1)	t ≤ 30 s	T <sub>A</sub> = 85°C	$I_{D}$	2.3	Α		
	t ≤ 10 s	T <sub>A</sub> = 25°C		4.0			
Power Dissipation (Note 1)	Steady State T <sub>A</sub> = 25°C		$P_{D}$	0.82	W		
	t ≤ 10 s			1.25			
Pulsed Drain Current	t <sub>p</sub> =	10 μs	I <sub>DM</sub>	6.4	Α		
Operating Junction and S	T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C				
Source Current (Body Dio	IS	0.65	Α				
Lead Temperature for Sol (1/8" from case for 10 s)	TL	260	°C				

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	260	°C/W
Junction-to-Ambient - t ≤ 30 s	$R_{\theta JA}$	153	°C/W
Junction-to-Ambient - t < 10 s (Note 1)	$R_{\theta JA}$	100	°C/W

<sup>1.</sup> Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).




## ON Semiconductor®


#### http://onsemi.com

V <sub>(BR)DSS</sub>	V <sub>(BR)DSS</sub> R <sub>DS(on)</sub> MAX	
20 V	50 mΩ @ 4.5 V	3.3 A
	63 mΩ @ 2.5 V	3.0 A
	87 mΩ @ 1.8 V	2.5 A

#### SIMPLIFIED SCHEMATIC - N-CHANNEL



# 2 SOT-23 CASE 318 STYLE 21



MARKING DIAGRAM/

TRC = Specific Device Code

M = Date Code = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTR3161NT1G	SOT-23 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
OFF CHARACTERISTICS			•	-	•	-
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, $I_D$ = 250 $\mu A$	20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub>	I <sub>D</sub> = 250 μA, Reference to 25°C		16.2		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V, T <sub>J</sub> = 25°C V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V, T <sub>J</sub> = 125°C			1.0 10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			100	nA
ON CHARACTERISTICS (Note 2)						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$	0.4	0.6	1.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>			2.4		mV/°C
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 3.3 \text{ A}$		38	50	mΩ
		V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 3.0 A		44	63	7
		V <sub>GS</sub> = 1.8 V, I <sub>D</sub> = 2.5 A		52	87	
Forward Transconductance	9FS	$V_{DS} = 5.0 \text{ V}, I_D = 3.3 \text{ A}$		10.5		S
CHARGES, CAPACITANCES AND GA	TE RESISTA	NCE		-	-	
Input Capacitance	C <sub>iss</sub>			540		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 10 \text{ V}$		80		-
Reverse Transfer Capacitance	C <sub>rss</sub>	VDS = 10 V		62		
Total Gate Charge	Q <sub>G(TOT)</sub>			7.3		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10 V,		0.4		-
Gate-to-Source Charge	Q <sub>GS</sub>	I <sub>D</sub> = 3.3 A		0.8		
Gate-to-Drain Charge	$Q_{GD}$			1.6		1
Gate Resistance	$R_{G}$			2.4		Ω
SWITCHING CHARACTERISTICS (No	ote 3)		•	•	•	
Turn-On Delay Time	t <sub>d(on)</sub>			6.7		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DD</sub> = 10 V,		11.6		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 3.3 \text{ A}, R_G = 6 \Omega$		18.6		1
Fall Time	t <sub>f</sub>			23.2		
DRAIN-SOURCE DIODE CHARACTE	RISTICS		•	•	•	
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.0 A, T <sub>J</sub> = 25°C		0.65	1.0	V
Reverse Recovery Time	t <sub>RR</sub>			14.7		ns
Charge Time	ta	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.0 A,		5.2		1
Discharge Time	t <sub>b</sub>	$dI_{SD}/d_t = 100 \text{ A/}\mu\text{s}$		9.5		1
Reverse Recovery Charge	Q <sub>RR</sub>			3.3		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.





Figure 1. On-Region Characteristics



V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current







**SOT-23 (TO-236)** CASE 318 ISSUE AT

**DATE 01 MAR 2023** 









#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIM	IETERS			INCHES	
DIM	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
С	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
Ε	1.20	1.30	1.40	0.047	0.051	0.055
e	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
HE	2.10	2.40	2.64	0.083	0.094	0.104
Т	0*		10°	0*		10°

# GENERIC MARKING DIAGRAM\*



XXX = Specific Device Code

M = Date Code

■ = Pb-Free Package



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236)		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



### **SOT-23 (TO-236)** CASE 318 ISSUE AT

**DATE 01 MAR 2023** 

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE	1	
STYLE 9: PIN 1. ANODE 2. ANODE 3. CATHODE	STYLE 10: PIN 1. DRAIN 2. SOURCE 3. GATE	STYLE 11: PIN 1. ANODE 2. CATHODE 3. CATHODE-ANODE	STYLE 12: PIN 1. CATHODE 2. CATHODE 3. ANODE	STYLE 13: PIN 1. SOURCE 2. DRAIN 3. GATE	STYLE 14: PIN 1. CATHODE 2. GATE 3. ANODE
STYLE 15: PIN 1. GATE 2. CATHODE 3. ANODE	STYLE 16: PIN 1. ANODE 2. CATHODE 3. CATHODE	STYLE 17: PIN 1. NO CONNECTION 2. ANODE 3. CATHODE	STYLE 18: PIN 1. NO CONNECTION 2. CATHODE 3. ANODE	STYLE 19: N PIN 1. CATHODE 2. ANODE 3. CATHODE-ANODE	STYLE 20: PIN 1. CATHODE 2. ANODE 3. GATE
STYLE 21: PIN 1. GATE 2. SOURCE 3. DRAIN	STYLE 22: PIN 1. RETURN 2. OUTPUT 3. INPUT	STYLE 23: PIN 1. ANODE 2. ANODE 3. CATHODE	STYLE 24: PIN 1. GATE 2. DRAIN 3. SOURCE	STYLE 25: PIN 1. ANODE 2. CATHODE 3. GATE	STYLE 26: PIN 1. CATHODE 2. ANODE 3. NO CONNECTION
STYLE 27: PIN 1. CATHODE 2. CATHODE 3. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE 3. ANODE				

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-23 (TO-236)		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales