Preferred Device

Dual Common Base-Collector Bias Resistor Transistors

NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. In the NSB1010XV5T5, two complementary BRT devices are housed in the SOT-553 package which is ideal for low power surface mount applications where board space is at a premium.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Available in 8 mm, 7 inch Tape and Reel
- This device is manufactured with a Pb-Free external lead finish only.

MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted, common for Q_1 and Q_2 , – minus sign for Q_1 (PNP) omitted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	V_{CBO}	50	Vdc
Collector-Emitter Voltage	V_{CEO}	50	Vdc
Collector Current	I _C	100	mAdc

THERMAL CHARACTERISTICS


Characteristic (One Junction Heated)	Symbol	Max	Unit
Total Device Dissipation T _A = 25°C Derate above 25°C	P _D	357 (Note 1) 2.9 (Note 1)	mW mW/°C
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	350 (Note 1)	°C/W
Characteristic (Both Junctions Heated)	Symbol	Max	Unit
Total Device Dissipation T _A = 25°C Derate above 25°C	P _D	500 (Note 1) 4.0 (Note 1)	mW mW/°C
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	250 (Note 1)	°C/W
Junction and Storage Temperature	T _J , T _{stg}	-55 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. FR-4 @ Minimum Pad.



http://onsemi.com





MARKING DIAGRAM



US = Specific Device Code D = Date Code

ORDERING INFORMATION

Device	Package	Shipping [†]
NSB1010XV5T5	SOT-553 (Pb-Free)	2 mm pitch 8000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Preferred devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Q1 TRANSISTOR: PNP OFF CHARACTERISTICS					
Collector-Base Cutoff Current ($V_{CB} = -50 \text{ V}, I_E = 0$)	I _{CBO}	-	-	-100	nAdc
Collector-Emitter Cutoff Current (V _{CB} = -50 V, I _B = 0)	I _{CEO}	-	-	-500	nAdc
Emitter-Base Cutoff Current ($V_{EB} = -6.0 \text{ V}, I_{C} = 0$)	I _{EBO}	-	-	-1.5	mAdc
Collector-Base Breakdown Voltage (I _C = -10 μA, I _E = 0)	V _{(BR)CBO}	-50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 2) (I _C = -2.0 mA, I _B = 0)	V _{(BR)CEO}	-50	-	-	Vdc
ON CHARACTERISTICS (Note 2)					
Collector-Emitter Saturation Voltage (I _C = −10 mA, I _B = −1.0 mA)	V _{CE(sat)}	-	-	-0.25	Vdc
DC Current Gain (V _{CE} = -10 V, I _C = -5.0 mA)	h _{FE}	15	27	-	_
Output Voltage (on) (V_{CC} = -5.0 V, V_B = -2.5 V, R_L = 1.0 k Ω)	V _{OL}	-	-	-0.2	Vdc
Output Voltage (off) ($V_{CC} = -5.0 \text{ V}$, $V_B = -0.5 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$)	V _{OH}	-4.9	-	-	Vdc
Input Resistor	R ₁	3.3	4.7	6.1	kΩ
Resistor Ratio	R ₁ /R ₂	0.8	1.0	1.2	_
Q2 TRANSISTOR: NPN OFF CHARACTERISTICS					
Collector-Base Cutoff Current (V _{CB} = 50 V, I _E = 0)	I _{CBO}	-	-	100	nAdc
Collector-Emitter Cutoff Current (V _{CB} = 50 V, I _B = 0)	I _{CEO}	-	-	500	nAdc
Emitter-Base Cutoff Current (V _{EB} = 6.0, I _C = 5.0 mA)	I _{EBO}	-	-	0.5	mAdc
ON CHARACTERISTICS					
Collector-Base Breakdown Voltage ($I_C = 10 \mu A$, $I_E = 0$)	V _{(BR)CBO}	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (I _C = 2.0 mA, I _B = 0)	V _{(BR)CEO}	50	-	-	Vdc
DC Current Gain (V _{CE} = 10 V, I _C = 5.0 mA)	h _{FE}	35	60	-	
Collector–Emitter Saturation Voltage (I _C = 10 mA, I _B = 0.3 mA)	V _{CE(SAT)}	-	-	0.25	Vdc
Output Voltage (on) (V_{CC} = 5.0 V, V_B = 2.5 V, R_L = 1.0 k Ω)	V _{OL}	-	-	0.2	Vdc
Output Voltage (off) (V_{CC} = 5.0 V, V_B = 0.5 V, R_L = 1.0 k Ω)	V _{OH}	4.9	-	-	Vdc
Input Resistor	R1	7.0	10	13	kΩ
Resistor Ratio	R1/R2	0.8	1.0	1.2	_

^{2.} Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%.




Figure 1. Derating Curve

TYPICAL ELECTRICAL CHARACTERISTICS — PNP TRANSISTOR




Figure 2. $V_{CE(sat)}$ versus I_C

Figure 3. DC Current Gain




Figure 4. Output Capacitance

Figure 5. Output Current versus Input Voltage




Figure 6. Input Voltage versus Output Current

TYPICAL ELECTRICAL CHARACTERISTICS — NPN TRANSISTOR




Figure 7. V_{CE(sat)} versus I_C




Figure 8. DC Current Gain




Figure 9. Output Capacitance




Figure 10. Output Current versus Input Voltage




Figure 11. Input Voltage versus Output Current






SOT-553-5 1.60x1.20x0.55, 0.50P CASE 463B ISSUE D

DATE 21 FEB 2024

MILLIMETERS



NOTES:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
- ALL DIMENSION ARE IN MILLIMETERS.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.


DIM	M	ILLIMETER	(5
DIIVI	MIN.	NOM.	MAX.
Α	0.50	0.55	0.60
b	0.17	0.22	0.27
С	0.08	0.13	0.18
D	1.55	1.60	1.65
Е	1.15	1.20	1.25
е		0.50 BSC)
Н	1.55	1.60	1.65
L	0.10	0.20	0.30
•			

STYLE 5:

PIN 1. ANODE 2. EMITTER

3. BASE 4. COLLECTOR

5. CATHODE



RECOMMENDED MOUNTING FOOTPRINT*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE
DOWNLOAD THE ON SEMICONDUCTOR SOLDERING
AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

M = Date Code

PIN 1. BASE 2. EMITTER

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may

not follow the Generic Marking. STYLE 1: STYLE 2:

> 3. BASE 4. COLLECTOR 3. CATHODE 2 4. CATHODE 3 3. ANODE 2 4. CATHODE 2 4. GATE 1 5. COLLECTOR CATHODE 4 CATHODE 1 5. GATE 2 STYLE 9: STYLE 6: STYLE 7 STYLE 8: PIN 1. EMITTER 2 PIN 1. BASE PIN 1. CATHODE 2. COLLECTOR PIN 1. ANODE 2. CATHODE 2. EMITTER 2. BASE 2 EMITTER 1 3. BASE 4. COLLECTOR 3. N/C 4. BASE 3. ANODE 4. ANODE 4. COLLECTOR 1 COLLECTOR 2/BASE 1 5. EMITTER 5 ANODE

PIN 1. CATHODE 2. COMMON ANODE

DOCUMENT NUMBER:	98AON11127D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-553-5 1.60x1.20x0.55, 0.50P		PAGE 1 OF 1

STYLE 3:

PIN 1. ANODE 1 2. N/C

STYLE 4:

PIN 1. SOURCE 1 2. DRAIN 1/2

3. SOURCE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales