## **Single SPST Analog Switch**

The NLAS4501 is an analog switch manufactured in sub-micron silicon-gate CMOS technology. It achieves very low RON while maintaining extremely low power dissipation. The device is a bilateral switch suitable for switching either analog or digital signals, which may vary from zero to full supply voltage.

The NLAS4501 is pin-for-pin compatible with the MAX4501. The NLAS4501 can be used as a direct replacement for the MAX4501 in all 2.0 V to 5.5 V applications where a R<sub>ON</sub> performance improvement is required.

The Enable pin is compatible with standard CMOS outputs when supply voltage is nominal 5.0 Volts. It is also over-voltage tolerant, making it a very useful logic level translator.

- $\bullet~$  Guaranteed  $R_{ON}$  of 32  $\Omega$  at 5.5 V
- Low Power Dissipation:  $I_{CC} = 2 \mu A$
- Provides Voltage translation for many different voltage levels 3.3 to 5.0 V, Enable pin may go as high as +5.5 Volts 1.8 to 3.3 V 1.8 to 2.5 V
- Improved version of MAX4501 (at any voltage between 2 and 5.5 Volts)
- Chip Complexity: FETs 11
- Pb-Free Packages are Available




Figure 1. Pinout (Top View)



#### ON Semiconductor®

http://onsemi.com

**MARKING DIAGRAMS** 



SC70-5/SC-88A/SOT-353 **DF SUFFIX CASE 419A** 





SOT23-5/TSOP-5/SC59-5 **DT SUFFIX CASE 483** 



d = Date Code

	PIN ASSIGNMENT						
1 COM							
2	NO						
3	GND						
4	ENABLE						
5	V <sub>CC</sub>						

#### **FUNCTION TABLE**

On/Off Enable Input	State of Analog Switch
L	Off
Н	On
н	On

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

1

#### **MAXIMUM RATINGS**

Symbol	Para	Value	Unit	
V <sub>CC</sub>	Positive DC Supply Voltage	-0.5 to +7.0	V	
V <sub>IN</sub>	Digital Input Voltage (Enable)		-0.5 to +7.0	V
V <sub>IS</sub>	Analog Output Voltage (V <sub>NO</sub> or V <sub>COM</sub> )		-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	DC Current, Into or Out of Any Pin		±20	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for	260	°C	
TJ	Junction Temperature under Bias	+150	°C	
$\theta_{\sf JA}$	Thermal Resistance	SC70-5/SC-88A (Note 1) TSOP-5	350 230	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 85°C	SC70-5/SC-88A TSOP-5	150 200	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 30% - 35%	UL-94-VO (0.125 in)	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 100 N/A	V
I <sub>Latch-Up</sub>	Latch-Up Performance Above V <sub>CC</sub> an	d Below GND at 85°C (Note 5)	±300	mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
- Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- 5. Tested to EIA/JESD78.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics	Min	Max	Unit	
V <sub>CC</sub>	Positive DC Supply Voltage		2.0	5.5	V
V <sub>IN</sub>	Digital Input Voltage (Enable)		GND	5.5	V
V <sub>IO</sub>	Static or Dynamic Voltage Across an Off Switch	GND	V <sub>CC</sub>	V	
V <sub>IS</sub>	Analog Input Voltage (NO, COM)		GND	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range, All Package Types		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Time, (Enable Input)	$V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{cc} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0	100 20	ns/V

## DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 2. Failure Rate vs. Time Junction Temperature

### DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

				-40°C to +85°C			
Symbol	Parameter	Condition	V <sub>CC</sub>	Min	Тур	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage, Enable Inputs		2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85	- - - -	- - - -	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage, Enable Inputs		2.0 3.0 4.5 5.5	- - - -	- - - -	0.5 0.9 1.35 1.65	V
I <sub>IN</sub>	Maximum Input Leakage Current, Enable Inputs	V <sub>IN</sub> = 5.5 V or GND	0 V to 5.5 V	-	<u>+</u> 0.1	<u>+</u> 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per package)	Enable and VIS = VCC or GND	5.5	-	-	1.0	μΑ

#### DC ELECTRICAL CHARACTERISTICS - Analog Section

				-40°C	to +85°C		
Symbol	Parameter	Condition	V <sub>CC</sub>	Min	Тур	Max	Unit
R <sub>ON</sub>	Maximum ON Resistance (Figures 8 - 12)	$\begin{aligned} V_{IN} &= V_{IH} \\ V_{IS} &= V_{CC} \text{ to GND} \\ I_{IS}I &= \leq 10.0 \text{mA} \end{aligned}$	3.0 4.5 5.5	- - -	45 30 25	50 35 25	Ω
R <sub>FLAT(ON)</sub>	ON Resistance Flatness	$\begin{aligned} &V_{IN} = V_{IH} \\ &I_{IS}I = \leq 10.0 \text{mA} \\ &V_{IS} = 1\text{V}, 2\text{V}, 3.5\text{V} \end{aligned}$	4.5	-	4.0	4.0	Ω
I <sub>NO(OFF)</sub>	Off Leakage Current, Pin 2 (Figure 3)	$\begin{aligned} &V_{IN} = V_{IL} \\ &V_{NO} = 1.0 \text{ V}, V_{COM} = 4.5 \text{ V} \\ &\text{or} \\ &V_{COM} = 1.0 \text{ V} \text{ and } V_{NO} \text{ 4.5 V} \end{aligned}$	5.5	-	1.0	100	nA
I <sub>COM(OFF)</sub>	Off Leakage Current, Pin 1 (Figure 3)	V <sub>IN</sub> = V <sub>IL</sub> V <sub>NO</sub> = 4.5 V or 1.0 V V <sub>COM</sub> = 1.0 V or 4.5 V	5.5	-	1.0	100	nA

## AC ELECTRICAL CHARACTERISTICS (Input $t_{\text{r}}$ = $t_{\text{f}}$ = 3.0 ns)

					Guaranteed Max Limit								
			v <sub>cc</sub>	-5	55 to 25	5°C		<85°C			<125°C		
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>ON</sub>	Turn-On Time	$R_L = 300 \Omega$ , $C_L = 35 pF$ (Figures 4, 5, and 13)	2.0 3.0 4.5 5.5		7.0 5.0 4.5 4.5	14 10 9 9			16 12 11 11			16 12 11 11	ns
t <sub>OFF</sub>	Turn-Off Time	$R_L = 300 \Omega, C_L = 35 pF$ (Figures 4, 5, and 13)	2.0 3.0 4.5 5.5		11.0 7.0 5.0 5.0	22 14 10 10			24 16 12 12			24 16 12 12	ns

		Typical @ 25, V <sub>CC</sub> = 5.0 V	
C <sub>NO or</sub> C <sub>NC</sub> AIC C <sub>COM(OFF)</sub> AIC	Maximum Input Capacitance, Select Input (along I/O (switch off) (switch off) (switch off) (switch on)	8 10 10 20	pF

#### ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

			v <sub>cc</sub>	Limit	
Symbol	Parameter	Condition	V	25°C	Unit
BW	Maximum On-Channel -3dB Bandwidth or Minimum Frequency Response	$V_{IS}$ = 0 dBm $V_{IS}$ centered between $V_{CC}$ and GND (Figures 6 and 14)	3.0 4.5 5.5	190 200 220	MHz
V <sub>ONL</sub>	Maximum Feedthrough On Loss	$V_{IS}$ = 0 dBm @ 10 kHz $V_{IS}$ centered between $V_{CC}$ and GND (Figure 6)	3.0 4.5 5.5	-2 -2 -2	dB
V <sub>ISO</sub>	Off-Channel Isolation	$f$ = 100 kHz; $V_{IS}$ = 1 V RMS $V_{IS}$ centered between $V_{CC}$ and GND (Figures 6 and 15)	3.0 4.5 5.5	-93	dB
Q	Charge Injection Enable Input to Common I/O	$\begin{aligned} &V_{IS} = V_{CC\ to}\ \text{GND},\ F_{IS} = 20\ \text{kHz} \\ &t_r = t_f = 3\ \text{ns} \\ &R_{IS} = 0\ \Omega,\ C_L = 1000\ \text{pF} \\ &Q = C_L * \Delta V_{OUT} \\ &(\text{Figures 7 and 16}) \end{aligned}$	3.0 5.5	1.5 3.0	pC
THD	Total Harmonic Distortion THD + Noise	$F_{IS}$ = 20 Hz to 1 MHz, $R_L$ = Rgen = 600 $\Omega$ , $C_L$ = 50 pF $V_{IS}$ = 3.0 $V_{PP}$ sine wave $V_{IS}$ = 5.0 $V_{PP}$ sine wave (Figure 17)	3.3 5.5	0.3 0.15	%




Figure 3. Switch Leakage vs. Temperature




Figure 4. t<sub>ON</sub>/t<sub>OFF</sub>





Figure 5. t<sub>ON</sub>/t<sub>OFF</sub>




Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch.  $V_{ISO}$ , Bandwidth and  $V_{ONL}$  are independent of the input signal direction.  $V_{ISO} = Off$  Channel Isolation = 20 Log  $\left(\frac{V_{OUT}}{V_{IN}}\right)$  for  $V_{IN}$  at 100 kHz

$$V_{ONL}$$
 = On Channel Loss = 20 Log  $\left(\frac{V_{OUT}}{V_{IN}}\right)$  for  $V_{IN}$  at 100 kHz to 50 MHz

Bandwidth (BW) = the frequency 3 dB below V<sub>ONL</sub>

Figure 6. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V<sub>ONL</sub>






Figure 8. R<sub>ON</sub> vs. V<sub>COM</sub> and V<sub>CC</sub> (@25°C)




Figure 9.  $R_{ON}$  vs.  $V_{COM}$  and Temperature,  $V_{CC}$  = 2.0 V




Figure 10.  $R_{\mbox{\scriptsize ON}}$  vs.  $V_{\mbox{\scriptsize COM}}$  and Temperature,  $V_{\mbox{\scriptsize CC}}$  = 2.5 V




Figure 11.  $R_{ON}$  vs.  $V_{COM}$  and Temperature,  $V_{CC}$  = 3.0 V




Figure 12.  $R_{ON}$  vs.  $V_{COM}$  and Temperature,  $V_{CC}$  = 4.5 V




Figure 13. Switching Time vs. Supply Voltage, T = 25°C




Figure 14. ON Channel Bandwidth and Phase Shift Over Frequency

Figure 15. Off Channel Isolation




Figure 16. Charge Injection vs. V<sub>COM</sub>




Figure 17. THD vs. Frequency

#### **DEVICE ORDERING INFORMATION**

		Devi	Device Nomenclature				
Device Order Number	Circuit Indicator	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type	Shipping <sup>†</sup>
NLAS4501DFT2	NL	AS	4501	DF	T2	SC-88A	178 mm (7 ) 3000 / Tape & Reel
NLAS4501DFT2G	NL	AS	4501	DF	T2	SC-88A (Pb-Free)	178 mm (7 ) 3000 / Tape & Reel
NLAS4501DTT1	NL	AS	4501	DT	T1	SOT-23/TSOP-5	178 mm (7 inch) 3000 / Tape & Reel
NLAS4501DTT1G	NL	AS	4501	DT	T1	SOT-23/TSOP-5 (Pb-Free)	178 mm (7 inch) 3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





#### SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE M


**DATE 11 APR 2023** 

#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. 419A-01 DBSDLETE, NEW STANDARD 419A-02
- 4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS.MOLD FLASH, PROTRUSIONS,
  OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.


DIM	MILLIMETERS					
INITU	MIN.	N□M.	MAX.			
А	0.80	0.95	1.10			
A1			0.10			
A3		0.20 REF	•			
b	0.10	0.20	0.30			
C	0.10		0.25			
D	1.80	2.00	2,20			
Е	2.00	2.10	2.20			
E1	1.15 1.25 1.35					
е	0.65 BSC					
L	0.10	0.15	0.30			

# 5 4 E1 E1 E1 E1 E1 E1



◆ 0.2 M B M





## RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

#### GENERIC MARKING DIAGRAM\*



\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

XXX = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

STYLE 1:
PIN 1. BASE
<ol><li>EMITTER</li></ol>
3. BASE
<ol><li>COLLECTOR</li></ol>
<ol><li>COLLECTOR</li></ol>

STYLE 2:
PIN 1. ANODE
2. EMITTER
3. BASE
4. COLLECTOR
5. CATHODE

STYLE 3: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. CATHODE 1 STYLE 4:
PIN 1. SOURCE 1
2. DRAIN 1/2
3. SOURCE 1
4. GATE 1
5. GATE 2

STYLE 5: PIN 1. CATHODE 2. COMMON ANODE 3. CATHODE 2 4. CATHODE 3 5. CATHODE 4

STYLE 6: PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR STYLE 7:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 8:
PIN 1. CATHODE
2. COLLECTOR
3. N/C
4. BASE
5. EMITTER

STYLE 9: PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE 5. ANODE Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

#### **DOCUMENT NUMBER:**

98ASB42984B

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

**DESCRIPTION:** 

5. COLLECTOR 2/BASE 1

SC-88A (SC-70-5/SOT-353)

PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.






#### TSOP-5 3.00x1.50x0.95, 0.95P **CASE 483 ISSUE P**


**DATE 01 APR 2024** 

#### NOTES:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME 1. Y14.5-2018.
- ALL DIMENSION ARE IN MILLIMETERS (ANGLES IN DEGREES). MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OF GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D.
- OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.




DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
А	0.900	1.000	1.100
A1	0.010	0.055	0.100
A2	0.950 REF.		
b	0.250	0.375	0.500
С	0.100	0.180	0.260
D	2.850	3.000	3.150
Е	2.500	2.750	3.000
E1	1.350	1.500	1.650
е	0.950 BSC		
L	0.200	0.400	0.600
Θ	0.	5°	10°




RECOMMENDED MOUNTING FOOTPRINT\*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

# NOTE 5 В Ė1 PIN 1 **IDENTIFIER** A TOP VIEW





# SCALE 2:1

#### **GENERIC MARKING DIAGRAM\***





XXX = Specific Device Code

= Pb-Free Package

= Date Code

Analog Discrete/Logic

XXX = Specific Device Code

= Assembly Location = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

М

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98ARB18753C Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** TSOP-5 3.00x1.50x0.95, 0.95P **PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales