NCS6416

Low-Voltage, Bus-Controlled Video Matrix Switch

Description

The main function of the NCS6416 is to switch 8 video input sources to the 6 outputs. The NCS6416 operates with a low 5 V power supply.

Each output can be switched to only one of the inputs, whereas any single input may be connected to several outputs.

All switching possibilities are controlled through the I^2C bus inputs.

Features

- 20 MHz Bandwidth
- 5 V Operating Voltage
- Cascadable with another NCS6416 (Internal Address can be changed by Pin 7 Voltage)
- 8 Inputs (CVBS, RGB, Chroma, ...)
- 6 Outputs with 150 Ω Output Driving Capability
- Possibility of Chroma Signal for each Input by Switching off the Clamp with an External Resistor Bridge
- Bus Controlled
- 6 dB Gain between any Input and Output
- -65 dB Crosstalk at 5 MHz
- Full ESD Protection
- These are Pb-Free Devices

ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS*

SO-20 WB
DW SUFFIX
CASE 751D

```
NCS6416
AWLYYWWG
```

A	= Assembly Location
WL	= Wafer Lot
YY	= Year
WW	= Work Week
G	= Pb-Free Package

*For additional marking information, refer to Application Note AND8002/D.

INPUT1	1	20	INPUT8
DATA1	2	19	V_{CCO}
INPUT2	3	18	OUTPUT6
CLOCK	4	17	OUTPUT5
INPUT3	5	16	OUTPUT4
INPUT4	6	15	OUTPUT3
PROG	7	14	OUTPUT2
INPUT5	8	13	OUTPUT1
V_{CC}	9	12	GND
INPUT6	10	11	INPUT7

ORDERING INFORMATION

Device	Package	Shipping[†]
NCS6416DWG	SO-20 (Pb-Free)	38 Units / Rail
NCS6416DWR2G	SO-20 (Pb-Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCS6416

Figure 1. Block Diagram

The main function of the NCS6416 is to switch 8 video input sources to the 6 outputs.

Each output can be switched to only one of the inputs, whereas any single input may be connected to several outputs. The lowest level of each signal is aligned on each input (bottom of sync pulse for CVBS or Black Level for RGB signals). Each output is able to drive a 150 Ω load.

The nominal gain between any input and output is 6 dB. For Chroma signals, the clamp is switched off by forcing an external 2.5 V DC resistor bridge on the input. Each input can be used as a normal input or as a Chroma input (with external resistor bridge). All the switching possibilities are changed through the I^{2}C bus.

The switches configuration is defined by words of 16 bits: one word of 16 bits for each output channel.

So, 6 words of 16 bits are necessary to determine the starting configuration upon power-on (power supply: 0 to 5 V). But a new configuration needs only the words of the changed output channels.

Table 1. ATTRIBUTES

Characteristics		Value
ESD	Human Body Model Machine Model	2 kV 200 V
Moisture Sensitivity (Note 1)		Level 3
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in.

1. For additional information, see Application Note AND8003/D

Table 2. MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V_{CC}	6	V
Output Driver Power Supply	V_{CCO}	6	V
Operating Temperature Range	T_A	0 to +70	°C
Storage Temperature Range	T_{stg}	-60 to +150	°C
Thermal Resistance, Junction-to-Air SO-20	θ_{JA}	30 to 35	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. DC & AC Characteristics (T_A = 25°C, V_{CC} = 5 V, R_L = 150 Ω, C_L = 3 pF)

Symbol	Parameter	Min	Typ	Max	Unit
V_{CC}	Supply Voltage	4.75	5.0	5.25	V
V_{CCO}	Output Driver Power Supply	4.75	5.0	5.25	V
I_{CC}	Power Supply Current (No Load)	20	30	40	mA
INPUTS					
	Signal Amplitude (CVBS signal) (Note 2)		1.0		V_{PP}
	Input Current (Per Output Connected)		1	3	μA
	DC Level (Bottom of Sync Pulse)	1.25	1.35	1.45	V
	DC Level Shift (0°C to 70°C) (Note 2)		5	100	mV
R_{IN}	Input Resistance (Note 2)		1		MΩ
C_{IN}	Input Capacitance (Note 2)		2		pF
OUTPUTS					
	Dynamic Range (V_{IN} = 1 V_{PP}) (Note 2)	1.9	2.0	2.1	V_{PP}
	Output Impedance (Note 2)		1		Ω
A_V	Gain (Note 2)	5.5	6.0	6.5	dB
BW	Bandwidth (Note 2) -1 dB Attenuation -3 dB Attenuation	7	15 20		MHz
DG	Differential Gain Error (Note 2)		0.5		%
DP	Differential Phase Error (Note 2)		1.5		°
	Crosstalk (f = 5 MHz) (Note 2)		-65	-60	dB
	DC Level (Bottom of Sync Pulse)	0.2	0.3	0.4	V
	Continuous Output Current (Note 2)	20			mA
I²C BUS INPUT: DATA, CLOCK AND PROG					
	Threshold Voltage (Note 2)	1.5	2	3	V

2. Guaranteed by design and/or characterization.

Table 4. I²C BUS CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Max	Unit
SCL					
V_{IL}	Low Level Input Voltage		-0.3	+1.5	V
V_{IH}	High Level Input Voltage		3.0	V_{CC} +0.5	V
I_{LI}	Input Leakage Current	V_I = 0 to V_{CC}	-10	+10	μA
f_{SCL}	Clock Frequency (Note 3)		0	100	kHz
t_R	Input Risetime (Note 3)	1.5 V to 3 V		1000	ns
t_F	Input Falltime (Note 3)	3 V to 1.5 V		300	ns
C_I	Input Capacitance (Note 3)			10	pF
SDA					
V_{IL}	Low Level Input Voltage		-0.3	+1.5	V
V_{IH}	High Level Input Voltage		3.0	V_{CC} +0.5	V
I_{LI}	Input Leakage Current	V_I = 0 to V_{CC}	-10	+10	μA
C_I	Input Capacitance (Note 3)			10	pF
t_R	Input Risetime (Note 3)	1.5 V to 3 V		1000	ns
t_F	Input Falltime (Note 3)	3 V to 1.5 V		300	ns
V_{OL}	Low Level Output Voltage	I_{OL} = 3 mA		0.4	V
t_F	Output Falltime (Note 3)	3V to 1.5 V		250	ns
C_L	Load Capacitance (Note 3)			400	pF
TIMING					
t_{LOW}	Clock Low Period (Note 4)		4.7		μs
t_{HIGH}	Clock High Period (Note 4)		4.0		μs
$t_{SU,DAT}$	Data Setup Time (Note 4)		250		ns
$t_{HD,DAT}$	Data Hold Time (Note 4)		0	340	ns
$t_{SU,STO}$	Setup Time from Clock High to Stop (Note 4)		4.0		μs
t_{BUF}	Start Setup Time following a Stop (Note 4)		4.7		μs
$t_{HD,STA}$	Start Hold Time (Note 4)		4.0		μs
$t_{SU,STA}$	Start Setup Time following Clock Low to High Transition (Note 4)		4.7		μs

3. Guaranteed by design and/or characterization.
4. Functionality guaranteed by design and/or characterization.

Bus Selections

The I^{2}C chip address is defined by the first byte. The second byte defines the input/output configuration.

Table 5. CHIP ADDRESS BYTE (1ST BYTE OF TRANSMISSION)

HEX	BINARY	Comment
86	1000 0110	When PROG pin is connected to Ground
06	0000 0110	When PROG pin is connected to V$_{CC}$

NOTE: Input/Output Selection Byte (2nd byte of transmission)

Table 6. I^{2}C BUS OUTPUT SELECTIONS

Output Address (MSB)	Input Address (LSB)	Selected Output	
00000	XXX	Pin 18	Output is selected by the 5 MSBs
00100	XXX	Pin 14	
00010	XXX	Pin 16	
00110	-	Not Used	
00001	XXX	Pin 17	
00101	XXX	Pin 13	
00011	XXX	Pin 15	
00111	-	Not Used	

Table 7. I^{2}C BUS INPUT SELECTIONS

Output Address (MSB)	Input Address (LSB)	Selected Input	
00XXX	000	Pin 5	Input is selected by the 3 LSBs
00XXX	100	Pin 8	
00XXX	010	Pin 3	
00XXX	110	Pin 20	
00XXX	001	Pin 6	
00XXX	101	Pin 10	
00XXX	011	Pin 1	
00XXX	111	Pin 11	

Example: 0010 0101 (Binary) or 25 (Hex) connects Pin 10 (input) to Pin 14 (output)

Figure 2. I^{2}C Bus Timing Diagram

NCS6416

Figure 3. Input Configuration

Figure 4. Output Configuration

Figure 5. Bus I/O Configuration

USING A SECOND NCS6416

The programming input pin (PROG) allows two NCS6416 circuits to operate in parallel and to select them independently through the I^{2}C bus by modifying the address byte. Consequently, the switching capabilities are doubled, or can be cascaded as shown in Figure 6.

Figure 6. Cascaded NCS6416

NCS6416

TYPICAL APPLICATION DIAGRAM

NCS6416 is suited for single supply system, running on a single +5 V supply. It can drive a 150 Ω video output due to the built-in low impedance and high current video output stage. The high quality of the output stage and excellent linearity provides video signal comparable to broadcast studio quality signals. The layout is not as critical to the design and it can be easily realized on a single sided board.

Figure 7. Typical Application Diagram

NCS6416

Figure 8. Typical Application Circuit

SOIC−20 WB
CASE 751D−05
ISSUE H

DATE 22 APR 2015

SCALE 1:1

D

A

20 11

H 0.25 (M) B (M)

E

1 10

B

20X **b**

$\oplus$ | 0.25 (M) | T | A (S) | B (S)

A

18X **e**

A1

SEATING
PLANE

T

θ

h X 45°

h

L

c

NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS	
	MIN	MAX
A	2.35	2.65
A1	0.10	0.25
b	0.35	0.49
c	0.23	0.32
D	12.65	12.95
E	7.40	7.60
e	1.27 BSC	
H	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0°	7°

RECOMMENDED SOLDERING FOOTPRINT*

20X
0.52

20X
1.30

20 11

11.00

1 10

1.27
PITCH

DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

20

XXXXXXXXXX
XXXXXXXXXX
AWLYYWWG

1

XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC−20 WB		PAGE 1 OF 1

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical–documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

◊