## NCP5222

## Synchronous Buck Controller, 2-Channel, 2-Phase

The NCP5222, a fast-transient-response and high-efficiency dual -channel / two-phase buck controller with built-in gate drivers, provides multifunctional power solutions for notebook power system. $180^{\circ}$ interleaved operation between the two channels / phases has a capability of reducing cost of the common input capacitors and improving noise immunity. The interleaved operation also can reduce cost of the output capacitors with the two-phase configuration. Input supply voltage feedforward control is employed to deal with wide input voltage range. On-line programmable and automatic power-saving control ensures high efficiency over entire load range. Fast transient response reduces requirement on the output filters. In the dual-channel operation mode, the two output power rails are regulated individually. In the two-phase operation mode, the two output power rails are connected together by an external switch and current-sharing control is enabled to balance power delivery between phases.

## Features

- Wide Input Voltage Range: 4.5 V to 27 V
- Adjustable Output Voltage Range: 0.8 V to 3.3 V
- Option for Dual-Channel and Two-Phase Modes
- Fixed Nominal Switching Frequency: 300 kHz
- $180^{\circ}$ Interleaved Operation Between the Two Channels in Continue-Conduction-Mode (CCM)
- Adaptive Power Control
- Input Supply Voltage Feedforward Control
- Transient-Response-Enhancement (TRE) Control
- Resistive or Inductor's DCR Current Sensing
- 0.8\% Internal 0.8 V Reference
- Internal 1 ms Soft-Start
- Output Discharge Operation
- Built-in Adaptive Gate Drivers
- Input Supplies Undervoltage Lockout (UVLO)
- Output Overvoltage and Undervoltage Protections
- Accurate Over Current Protection
- Thermal Shutdown Protection
- QFN-28 Package
- This is a $\mathrm{Pb}-$ Free Device


## Typical Applications

- CPU Chipsets Power Supplies
- Notebook Applications

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

MARKING
DIAGRAM

N5222
ALYW.
CASE 485AR
-

| A | $=$ Assembly Location |
| :--- | :--- |
| L | $=$ Wafer Lot |
| Y | $=$ Year |
| W | $=$ Work Week |
| - | $=$ Pb-Free Package |

(Note: Microdot may be in either location)


ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NCP5222MNR2G | QFN28 <br> (Pb-Free) | $4000 /$ <br> Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Figure 1. Typical Application Diagram for A Dual-Channel Application


Figure 2. An Application Diagram for A Two-Phase Application


Figure 3. Functional Block Diagram

PIN DESCRIPTION

| Pin <br> No. | Symbol |  |
| :---: | :---: | :--- |
| 1 | ICS1 | Current-Sense Output 1. Output of the current-sense amplifier of channel 1. |
| 2 | FB1 | Feedback 1. Output voltage feedback of channel 1. |
| 3 | COMP1 | COMP1. Output of the error amplifier of channel 1. |
| 4 | VIN | Vin. Input supply voltage monitor input. |
| 5 | COMP2 | COMP2. Output of the error amplifier of channel 2. |
| 6 | FB2 | Feedback 2. Output voltage feedback of channel 2. |
| 7 | ICS2 | Current-Sense Output 2. Output of the current-sense amplifier of channel 2. |
| 2 | CS2-/ | Current Sense 2-. Inductor current differential sense inverting input of Channel 2. Output Voltage 2. Connection <br> to output of Channel 2. |
| 27 | Vo2 | CS2+ | | Current Sense 2+. Inductor current differential sense non-inverting input of Channel 2. |
| :--- |
| 29 |

MAXIMUM RATINGS

| Rating | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| Power Supply Voltages to AGND | Vcc, Vccp | -0.3 | 6.0 | V |
| High-Side Gate Driver Supplies: BST1 to SWN1, BST2 to SWN2 High-Side Gate Driver Voltages: DH1 to SWN1, DH2 to SWN2 | $\mathrm{V}_{\mathrm{BST} 1}-\mathrm{V}_{\mathrm{SWN} 1}$, <br> $\mathrm{V}_{\text {BST2 }}-\mathrm{V}_{\text {SWN2 }}$, <br> $\mathrm{V}_{\mathrm{DH} 1}-\mathrm{V}_{\mathrm{SWN} 1}$, <br> $\mathrm{V}_{\mathrm{DH} 2}-\mathrm{V}_{\mathrm{SWN} 2}$ | -0.3 | 6.0 | V |
| Input Supply Voltage Sense Input to AGND | $\mathrm{V}_{\text {IN }}$ | -0.3 | 30 | V |
| Switch Nodes | $\mathrm{V}_{\text {SWN } 1}, \mathrm{~V}_{\text {SWN } 2}$ | $\begin{gathered} -0.3, \\ -5(<100 \mathrm{~ns}) \end{gathered}$ | 30 | V |
| High-Side Gate Drive Outputs | $\mathrm{V}_{\mathrm{DH} 1}, \mathrm{~V}_{\mathrm{DH} 2}$ | $\begin{gathered} -0.3, \\ -5_{(<100 \mathrm{~ns})} \end{gathered}$ | 36 | V |
| Low-Side Gate Drive Outputs | $\mathrm{V}_{\mathrm{DL} 1}, \mathrm{~V}_{\mathrm{DL} 2}$ | $\begin{gathered} -0.3, \\ -5_{(<100 \mathrm{~ns})} \end{gathered}$ | 6.0 | V |
| Feedback Input to AGND | $\mathrm{V}_{\mathrm{FB} 1}, \mathrm{~V}_{\mathrm{FB} 2}$ | -0.3 | 6.0 | V |
| Error Amplifier Output to AGND | $\mathrm{V}_{\text {COMP1 }}, \mathrm{V}_{\text {COMP2 }}$ | -0.3 | 6.0 | V |
| Current Sharing Output to AGND | $\mathrm{V}_{\text {ICS1 }}, \mathrm{V}_{\text {ICS2 }}$ | -0.3 | 6.0 | V |
| Current Sense Input to AGND | $\begin{gathered} \mathrm{V}_{\mathrm{CS} 1+}, \\ \mathrm{V}_{\mathrm{CS1} 1-}, \\ \mathrm{V}_{\mathrm{CS} 2-} \end{gathered}$ | -0.3 | 6.0 | V |
| Mode Program I/O to PGND1 | $V_{\text {DRVS }}$ | -0.3 | 6.0 | V |
| Enable Input to AGND | $\mathrm{V}_{\mathrm{EN} 1}, \mathrm{~V}_{\mathrm{EN} 2}$ | -0.3 | 6.0 | V |
| Power Good Output to AGND | $\mathrm{V}_{\text {PGOOD1 }}, \mathrm{V}_{\text {PGOOD2 }}$ | -0.3 | 6.0 | V |
| PGND1, PGND2 to AGND | $\mathrm{V}_{\text {GND }}$ | -0.3 | 0.3 | V |
| Operating Junction Temperature Range | $\mathrm{T}_{\mathrm{J}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature Range | $\mathrm{T}_{\text {A }}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {STG }}$ | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Characteristics Thermal Resistance Junction to Air (Pad soldered to PCB) | $\mathrm{R}_{\text {өJA }}$ | 45 (Note 1) |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Moisture Sensitivity Level | MSL | 1 |  | - |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Directly soldered on 4 layer PCB with thermal vias, thermal resistance from junction to ambient with no airflow is around $40 \sim 45^{\circ} \mathrm{C} / \mathrm{W}$ (depends on filled vias or not). Directly soldered on 4 layer PCB without thermal vias, thermal resistance from junction to ambient with no air flow is around $56^{\circ} \mathrm{C} / \mathrm{W}$.
2. This device is sensitive to electrostatic discharge. Follow proper handing procedures.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}$, unless other noted)

| Characteristics | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | SUPPLY VOLTAGE


| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | 4.5 | - | 27 |
| :--- | :---: | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{CC}}$ Operating Voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 4.5 | 5.0 | 5.5 |
| $\mathrm{~V}_{\text {CCP }}$ Operating Voltage | $\mathrm{V}_{\mathrm{CCP}}$ |  | 4.5 | 5.0 | 5.5 |

SUPPLY CURRENT

| $V_{\text {CC }}$ Quiescent Supply Current in <br> FPWM operation | IVCC_FPWM | EN1 = EN2 $=1.95$ V, FB1 <br> and FB2 forced above <br> regulation point, DH1, DL1, <br> DH2, and DL2 are open | 2.5 | 5 | $m A$ |
| :--- | :--- | :--- | :--- | :---: | :---: |

3. Guaranteed by design, not tested in production.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}$, unless other noted)

| Characteristics | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

SUPPLY CURRENT

| $V_{C C}$ Quiescent Supply Current in power-saving operation | IVCC_PS | EN1 $=\mathrm{EN} 2=5 \mathrm{~V}$, FB1 and FB2 forced above regulation point, DH1, DL1, DH2, and DL2 are open | 2.5 | 5 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ Shutdown Current | IVCC_SD | EN1 = EN2 = 0 V |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CCP }}$ Quiescent Supply Current in FPWM operation | IVCCP_FPWM | EN1 = EN2 = 1.95 V , FB1 and FB2 forced above regulation point, DH1, DL1, DH2, and DL2 are open |  | 0.3 | mA |
| $\mathrm{V}_{\text {CCP }}$ Quiescent Supply Current in power-saving operation | IVCCP_PS | EN1 = EN2 = 5 V, FB1 and FB2 forced above regulation point, DH1, DL1, DH2, and DL2 are open |  | 0.3 | mA |
| $\mathrm{V}_{\text {CCP }}$ Shutdown Current | IVCCP_SD | EN1 = EN2 = 0 V |  | 1 | $\mu \mathrm{A}$ |
| BST Quiescent Supply Current in FPWM operation | IBST_FPWM | EN1 = EN2 $=1.95 \mathrm{~V}$, FB 1 and FB2 forced above regulation point, DH1, DL1, DH2, and DL2 are open |  | 0.3 | mA |
| BST Quiescent Supply Current in power-saving operation | IBST_PS | EN1 = EN2 = 5 V, FB1 and FB2 forced above regulation point, DH1, DL1, DH2, and DL2 are open |  | 0.3 | mA |
| BST Shutdown Current | IBST_SD | $\begin{aligned} & \text { EN1 }=\text { EN2 }=0 \mathrm{~V}, \mathrm{BST} 1= \\ & \text { BST2 }=5 \mathrm{~V}, \text { SWN1 }=\text { SWN2 } \\ & =0 \mathrm{~V} \end{aligned}$ |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }}$ Supply Current (Sink) | IVIN | $\mathrm{EN} 1=\mathrm{EN} 2=5 \mathrm{~V}$ |  | 35 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }}$ Shutdown Current | IVIN_SD | EN1 = EN2 = 0 V |  | 1 | $\mu \mathrm{A}$ |

VOLTAGE MONITOR

| $\mathrm{V}_{\text {CC }}$ Start Threshold | VCCUV+ | $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CCP}}$ are connected to the same voltage source | 4.05 | 4.25 | 4.48 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ UVLO Hysteresis | VCCHYS |  | -400 | -300 | -200 | mV |
| $\mathrm{V}_{\text {IN }}$ Start Threshold | VINUV+ |  | 3.2 | 3.6 | 4.0 | V |
| $\mathrm{V}_{\text {IN }}$ UVLO Hysteresis | VINHYS |  | -700 | -500 | -300 | mV |
| Power Good High Threshold | VPGH | PGOOD goes high from higher Vo | 105 | 110 | 115 | \% |
|  |  | Hystersis |  | 5 |  | \% |
| Power Good Low Threshold | VPGL | PGOOD goes high from lower Vo | 85 | 90 | 95 | \% |
|  |  | Hystersis |  | -5 |  |  |
| Power Good High Delay | Td_PGH |  |  | 150 |  | $\mu \mathrm{s}$ |
| Power Good Low Delay | Td_PGL |  |  | 1.5 |  | $\mu \mathrm{s}$ |
| Output Overvoltage Trip Threshold | FBOVPth | FB compared to 0.8 V | 110 | 115 | 120 | \% |
|  |  | Hystersis |  | -5 |  |  |
| Output Overvoltage Fault Latch Delay | OVPTd |  |  | 1.5 |  | $\mu \mathrm{S}$ |
| Output Undervoltage Trip Threshold | FBUVPth | FB compared to 0.8 V | 75 | 80 | 85 | \% |
|  |  | Hystersis |  | 10 |  |  |
| Output Undervoltage Protection Fault Latch Blanking Time | UVPTblk |  | - | 27 | - | $\mu \mathrm{S}$ |

3. Guaranteed by design, not tested in production.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}$, unless other noted)

| Characteristics | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

INTERNAL REFERENCE

| VFB Regulation Voltage | $\mathrm{V}_{\mathrm{FB} 1}, \mathrm{~V}_{\mathrm{FB} 2}$ | $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.794 | 0.8 | 0.806 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 0.792 |  | 0.808 |  |

SWITCHING FREQUENCY

| Normal Operation Frequency | $\mathrm{F}_{\mathrm{SW}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 276 | 300 | 324 | kHz |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 270 |  | 330 |  |

INTERNAL SOFT-START

| Soft-Start Time | $\mathrm{T}_{\text {SS }}$ |  | 0.8 | 1 | 1.2 | ms |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SWITCHING REGULATOR

| Ramp Offset Voltage | Vramp_offset | (Note 3) |  | 0.4 |  | V |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: |
| Ramp Amplitude Voltage | Vramp_V | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ (Note 3) |  | 1.25 |  | V |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}$ (Note 3) |  | 3 |  |  |
| Minimum Ton | Ton_min |  |  | 70 |  | ns |
| Minimum Toff | Toff_min |  |  | 360 | ns |  |

VOLTAGE ERROR AMPLIFIER

| DC Gain | GAIN_VEA | (Note 3) |  | 88 |  | dB |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Unity Gain Bandwidth | Ft_VEA | (Note 3) |  | 15 |  | MHz |
| Slew Rate | SR_VEA | COMP to GND 100 pF <br> (Note 3) |  | 2.5 |  | $\mathrm{~V} / \mathrm{us}$ |
| Output Voltage Swing | Vmax_EA | Isource_EA =2 mA | 3.3 | 3.6 |  | V |
|  | Vmin_EA | Isink_EA =2 mA |  | 0.1 | 0.3 | V |

## DIFFERENTIAL CURRENT SENSE AMPLIFIER

| CS+ and CS-Common-mode Input Signal Range | VCSCOM_MAX | Refer to AGND |  |  | 3.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CS }}$ to $\mathrm{I}_{\text {CS }}$ Gain | $\begin{aligned} & \text { ICS_GAIN } \\ & \text { (ICS/VCS) } \end{aligned}$ | $\begin{aligned} & \text { 2PH Mode, } \mathrm{V}_{\mathrm{CS}}=\mathrm{V}(\mathrm{CS}+) \\ & -\mathrm{V}(\mathrm{CS}-)=4 \mathrm{mV} \end{aligned}$ |  | 0.5 |  | $\mu \mathrm{A} / \mathrm{mV}$ |
| Internal Resistance from ICS to 1.25 V Bias | RICS |  |  | 20 |  | k $\Omega$ |
| ICS Voltage Dynamic Range | VICS_Dyn | 2PH Mode (Note 3) |  | $\begin{gathered} 0.75 \sim \\ 1.75 \end{gathered}$ |  | V |
| [V(ICS2)-V(ICS1)] to IFB2 Gain | $\begin{gathered} \hline \text { IFB2_GAIN } \\ (\text { IFB2 } /(\overline{\mathrm{V}}(\mathrm{ICS2} 2)- \\ \text { V(ICS1))) } \end{gathered}$ | 2PH Mode |  | 0.1 |  | $\mu \mathrm{A} / \mathrm{mV}$ |
| Current-Sharing Gain | $\begin{gathered} \hline \text { ISH_GAIN } \\ \text { (IFB2/(VCS2-V } \\ \text { CS1)) } \end{gathered}$ | $\begin{aligned} & \text { 2PH Mode (IFB2/((V(CS2+) } \\ & \text {-V(CS2-))-(V(CS1+) } \\ & \text {-V(CS1-))) } \end{aligned}$ |  | 1 |  | $\mu \mathrm{A} / \mathrm{mV}$ |
| IFB2 Offset Current | IFB2_offset | $\begin{aligned} & \text { 2PH Mode, VCS1 = VCS2 = } \\ & 0 \mathrm{~V} \end{aligned}$ | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| IFB2 Current Dynamic Range in 2PH Mode |  | 2PH Mode | -9 |  | 9 | $\mu \mathrm{A}$ |

OVERCURRENT PROTECTION

| OCP Threshold | VTH_OC | $\mathrm{V}(\mathrm{CS}+)-\mathrm{V}(\mathrm{CS}-), \mathrm{Vo}=0.8 \mathrm{~V}$ <br> to 3.3 V | 27 | 30 | 33 | mV |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| OCP Fault Latch Blanking Time | OCPTblk |  | - | 107 | - | $\mu \mathrm{s}$ |

SHARING SWITCH GATE DRIVE

| Soft-On Source Current | IDRVS |  |  | 1 |  | mA |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Pull-HIGH Resistance | RH_DRVS |  |  | 20 |  | $\Omega$ |
| Pull-LOW Resistance | RL_DRVS |  |  | 10 |  | $\Omega$ |

3. Guaranteed by design, not tested in production.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}$, unless other noted)

| Characteristics | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |


| CONFIGURATION DETECTION | TCD |  |  | 53 |  |
| :--- | :---: | :--- | :--- | :--- | :---: |
| Configuration Detection Time | RL_CD |  |  | 2 |  |
| Detection Threshold | VCD | $V_{\text {CCP }}$ pin to DRVS/2CH pin |  | 0.5 |  |

GATE DRIVER

| DH Pull-HIGH Resistance | RH_DH1, <br> RH_DH2 |  |  | 2.5 | 5 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| DH Pull-LOW Resistance | RL_DH1, <br> RL_DH2 |  |  | 1.5 | 2.5 | $\Omega$ |
| DL Pull-HIGH Resistance | RH_DL1, <br> RH_DL2 |  |  | 2 | 3 | $\Omega$ |
| DL Pull-LOW Resistance | RL_DL1, <br> RL_DL2 |  |  | 0.75 | 1.5 | $\Omega$ |
| Dead Time | TLH | DL-off to DH-on (see <br> Figure 4) | 10 | 25 | 40 | ns |

## CONTROL LOGIC

| EN Logic Input Voltage Threshold for <br> Disable | VEN_Disable | EN goes low | 0.7 | 1.0 | 1.3 | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | Hysteresis | 150 | 200 | 250 | mV |
| EN Logic Input Voltage Threshold for <br> FPWM | VEN_FPWM |  | 1.7 | 1.95 | 2.25 | V |
| EN Logic Input Voltage Threshold for <br> Skip | VEN_SKIP | EN goes high | 2.4 | 2.65 | 2.9 | V |
|  |  | Hysteresis | 100 | 175 | 250 | mV |
| EN Source Current | IEN_SOURCE | EN = 0 V (Note 3) |  |  | 0.1 | $\mu \mathrm{~A}$ |
| EN Sink Current | IEN_SINK | EN =5 V (Note 3) |  |  | 0.1 | $\mu \mathrm{~A}$ |
| PGOOD Pin ON Resistance | PGOOD_R | I_PGOOD =5 mA |  | 70 |  | $\Omega$ |
| PGOOD Pin OFF Current | PGOOD_LK |  |  |  | 1 | $\mu \mathrm{~A}$ |

OUTPUT DISCHARGE MODE

| Output Discharge On-Resistance | $\mathrm{R}_{\text {discharge }}$ | $\mathrm{EN}=0 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0.5 \mathrm{~V}$ |  | 25 | 35 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

THERMAL SHUTDOWN

| Thermal Shutdown | $\mathrm{T}_{\text {sd }}$ | Shutdown Threshold (Note 3) |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Hysteresis (Note 3) |  | -25 |  | ${ }^{\circ} \mathrm{C}$ |

3. Guaranteed by design, not tested in production.


Figure 4. Dead Time between High-Side Gate Drive and Low-Side Gate Drive

## General

The NCP5222, a fast-transient-response and high-efficiency dual-channel / two-phase buck controller with builtin gate drivers, provides multifunctional power solutions for notebook power system. $180^{\circ}$ interleaved operation between the two channels / phases has a capability of reducing cost of the common input capacitors and improving noise immunity. The interleaved operation also can reduce cost of the output capacitors with the two-phase configuration. Input supply voltage feedforward control is employed to deal with wide input voltage range. On-line programmable and automatic power-saving control ensures high efficiency over entire load range. Fast transient response reduces requirement on the output filters. In the dual-channel operation mode, the two output power rails are regulated individually. In the two-phase operation mode, the two output power rails are connected together by an external switch and current-sharing control is enabled to balance power delivery between phases.

(a) Dual-C hannel

## Dual-Channel Mode or Two-Phase Mode

The NCP5222 can be externally configured to be working in dual-channel operation mode or two-phase operation mode. In the dual-channel operation mode, the two output power rails are regulated individually. In the two-phase operation mode, the two output power rails are connected together by an external switch and current-sharing control is enabled to balance power delivery between phases.
Figure 5 shows two typical external configurations. In Figure 5(a), the controller is configured to operate in the dual-channel mode by connecting the pin DRVS with the pin $\mathrm{V}_{\mathrm{CCP}}$. In Figure 5(b), the controller is configured to operate in the two-phase mode. In this mode, an external MOSFET SSH is employed to connect the two output power rails together, and the pin DRVS of the NCP5222 provides driving signal to SSH. Two filter capacitors CCS1 and CICS2 are connected with two current-sense output pins ICS1 and ICS2, respectively. A typical timing diagram is shown in Figure 6.

(b) Two-Phase

Figure 5. Mode Configurations

## Mode Detection

In the initial stage of the IC powering up, there is mode detection period to read the external setup just after $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\mathrm{CC}}$ are both ready and at least one of ENs is enabled. In Figure $6, V_{\text {IN }}$ and $V_{\text {CC }}$ are powered up first. At 3.5 us after EN2 goes high, a $53 \mu$ s mode detection period starts. The DRVS pin is pulled down by an internal $2 \mathrm{k} \Omega$. At the end of the mode detection, if the DRVS is higher than $\mathrm{V}_{\mathrm{CCP}}-0.5 \mathrm{~V}$ the system goes to the dual-channel mode and leaves DRVS high impedance. If the DRVS is lower than $\mathrm{V}_{\mathrm{CCP}}-0.5 \mathrm{~V}$, the
system goes to the two-phase mode and the DRVS pin is pulled down to PGND1 by an internal $10 \Omega$ FET.

## DRVS Softstart in Two-Phase Mode

In the two-phase mode, the DRVS softstart begins after the both PGOOD1 and PGOOD2 become valid. During the DRVS softstart, 1 mA current is sourced out from the DRVS pin and thus voltage in DRVS is ramping up. The DRVS soft-start is complete after the DRVS voltage is higher than $\mathrm{V}_{\mathrm{CCP}}-0.2 \mathrm{~V}$, and then the DRVS pin is pulled up to $\mathrm{V}_{\mathrm{CCP}}$ by an internal $20 \Omega$ FET.


Figure 6. Timing Diagram in Two-Phase Mode

## Control Logic

The NCP5222 monitors $\mathrm{V}_{\mathrm{CC}}$ with undervoltage lockout (UVLO) function. If $\mathrm{V}_{\mathrm{CC}}$ is in normal operation range, the converter has a soft-start after EN signal goes high. The internal digital soft-start time is fixed to 1 ms . The two channels share one DAC ramping-up circuit. If the two ENs become high at the same time (within $5 \mu \mathrm{~s}$ ), the two channels start soft-start together; If one channel's EN comes when the other channel is powering up, the channel starts powering up after the other channel completes soft start. If one channel's EN comes when the other channel is in any fault condition, the channel does not start powering up until the fault is cleared. The NCP5222 has output discharge operation through one internal $20 \Omega$ MOSFET per channel connected from CS-/Vo pin to PGND pin, when EN is low or the channel is under any fault condition.

## Current-Sense Network

In the NCP5222, the output current of each channel is sensed differentially. A high gain and low offset-voltage
differential amplifier in each channel allows low-resistance current-sense resistor or low-DCR inductor to be used to minimize power dissipation. For lossless inductor current sensing as shown in Figure 7, the sensing RC network should satisfy:

$$
\frac{\mathrm{L}}{\mathrm{DCR}}=\frac{\mathrm{R}_{\mathrm{CS} 1} \cdot \mathrm{R}_{\mathrm{CS} 2}}{\mathrm{R}_{\mathrm{CS} 1}+\mathrm{R}_{\mathrm{CS} 2}} \cdot \mathrm{C}_{\mathrm{CS}}=\mathrm{k}_{\mathrm{CS}} \cdot \mathrm{R}_{\mathrm{CS} 1} \cdot \mathrm{C}_{\mathrm{CS}} \text { (eq. 1) }
$$

where the dividing-down ratio $\mathrm{k}_{\mathrm{CS}}$ is

$$
\begin{equation*}
\mathrm{k}_{\mathrm{CS}}=\frac{\mathrm{R}_{\mathrm{CS} 2}}{\mathrm{R}_{\mathrm{CS} 1}+\mathrm{R}_{\mathrm{CS} 2}} \tag{eq.2}
\end{equation*}
$$

DCR is a DC resistance of an inductor, and normally CCS is selected to be around $0.1 \mu \mathrm{~F}$. The current-sense input voltage across CS+ and CS- is

$$
\begin{equation*}
\mathrm{V}_{\mathrm{CS}}=\mathrm{k}_{\mathrm{CS}} \cdot \mathrm{I}_{\mathrm{L}} \cdot \mathrm{DCR} \tag{eq.3}
\end{equation*}
$$

If there is a need to compensate measurement error caused by temperature, an additional resistance network including
a negative-temperature-coefficient (NTC) thermistor may be connected with $\mathrm{C}_{\mathrm{CS}}$ in parallel.


Figure 7. Current Sensing Network and Overcurrent Protection

## Output Regulation

As shown in Figure 8, with a high gain error amplifier and an accurate internal reference voltage, the NCP5222 regulates average DC value of the output voltage to a design target by error integration function. The output has good accuracy over full-range operation conditions and external component variations.


Figure 8. PWM Output Regulation

## Output Regulation in Dual-Channel Mode

In dual-channel operation mode, the two channels regulate their output voltage individually. As shown in Figure 9, the output voltage is programmed by external feedback resistors.

$$
\begin{equation*}
V_{o}=\left(1+\frac{R_{1}}{R_{4}}\right) \cdot V_{r e f} \tag{eq.4}
\end{equation*}
$$

where Vref is an internal 0.8 V reference voltage.


Figure 9. PWM Output Regulation in Dual-Channel Mode

## Output Regulation in Two-Phase Mode

Figure 10 shows a block diagram for explanation of the output regulation in the two-phase mode. Under the two-phase configuration, a MOSFET SSH called sharing switch is employed to connect two power rails $\mathrm{V}_{\mathrm{O} 1}$ and $\mathrm{V}_{\mathrm{O} 2}$.

$$
\begin{equation*}
I_{\text {Share }}=\frac{\mathrm{V}_{\mathrm{O} 2}-\mathrm{V}_{\mathrm{O} 1}}{\mathrm{R}_{\mathrm{ON} \_\mathrm{S}}} \tag{eq.5}
\end{equation*}
$$

where $\mathrm{R}_{\mathrm{ON}} \mathrm{S}$ is on resistance of $\mathrm{S}_{\mathrm{SH}}$.


Figure 10. PWM Output Regulation in Two-Phase Mode

In the two-phase operation, the phase 1 has the same output regulation control as what is in the dual-channel operation. The output voltage is

$$
V_{O 1}=\left(1+\frac{R_{11}}{R_{14}}\right) \cdot V_{\text {ref1 }}=\left(1+\frac{R_{11}}{R_{14}}\right) \cdot 0.8 \quad \text { (eq. 6) }
$$

However, in order to achieve current-sharing function, the output voltage in phase 2 is adjusted to be higher or lower than $\mathrm{V}_{\mathrm{O} 1}$ to balance the power delivery in the two phases, by means of an injection current $\mathrm{I}_{\mathrm{FB} 2}$ into the phase 2 error amplifier's non-inverting node. Thus output voltage of the phase 2 is

$$
\begin{align*}
V_{\mathrm{O} 2} & =\left(1+\frac{R_{21}}{\mathrm{R}_{24}}\right) \cdot V_{\mathrm{ref} 2}-\mathrm{I}_{\mathrm{FB} 2} \cdot R_{21}  \tag{eq.7}\\
& =\left(1+\frac{R_{21}}{\mathrm{R}_{24}}\right) \cdot 0.8-\mathrm{I}_{\mathrm{FB} 2} \cdot R_{21}
\end{align*}
$$

The injection current $\mathrm{I}_{\mathrm{FB} 2}$ is proportional to the difference between the two current-sense output signals $\mathrm{V}_{\text {ICS2 }}$ and $\mathrm{V}_{\mathrm{ICS} 1}$, that is

$$
\begin{aligned}
\mathrm{I}_{\mathrm{FB} 2} & =\mathrm{G}_{\text {IFB2 }} \cdot\left(\mathrm{V}_{\text {ICS2 }}-\mathrm{V}_{\text {ICS1 }}\right) \\
& =1 \times 10^{-4} \cdot\left(\mathrm{~V}_{\text {ICS2 }}-\mathrm{V}_{\text {ICS1 }}\right) \\
& =1 \times 10^{-3} \cdot\left(\mathrm{~V}_{\mathrm{CS} 2}-\mathrm{V}_{\mathrm{CS} 1}\right) \\
& =1 \times 10^{-3} \cdot\left(\mathrm{k}_{\mathrm{CS} 2} \cdot \mathrm{DCR}_{2} \cdot \mathrm{I}_{\mathrm{L} 2}-\mathrm{k}_{\mathrm{CS} 1} \cdot \mathrm{DCR}_{1} \cdot \mathrm{I}_{\mathrm{L} 1}\right)
\end{aligned}
$$

where

$$
\begin{align*}
\mathrm{V}_{\text {ICS1 }} & =\mathrm{G}_{\text {ICS1 }} \cdot \mathrm{R}_{\text {ICS1 }} \cdot \mathrm{V}_{\mathrm{CS} 1}+\mathrm{V}_{\text {ICS_Offset }}  \tag{eq.9}\\
& =10 \cdot \mathrm{~V}_{\mathrm{CS} 1}+1.25 \\
\mathrm{~V}_{\text {ICS2 }} & =\mathrm{G}_{\text {ICS2 }} \cdot \mathrm{R}_{\text {ICS2 }} \cdot \mathrm{V}_{\mathrm{CS} 2}+\mathrm{V}_{\text {ICS_Offset }}  \tag{eq.10}\\
& =10 \cdot \mathrm{~V}_{\mathrm{CS} 2}+1.25 \\
\mathrm{~V}_{\mathrm{CS} 1} & =\mathrm{k}_{\mathrm{CS} 1} \cdot \mathrm{I}_{\mathrm{L} 1} \cdot \mathrm{DCR}_{1}  \tag{eq.11}\\
\mathrm{~V}_{\mathrm{CS} 2} & =\mathrm{k}_{\mathrm{CS} 2} \cdot \mathrm{I}_{\mathrm{L} 2} \cdot \mathrm{DCR}_{2} \tag{eq.12}
\end{align*}
$$

and

$$
\begin{equation*}
\mathrm{k}_{\mathrm{CS} 1}=\frac{\mathrm{R}_{\mathrm{CS} 12}}{\mathrm{R}_{\mathrm{CS} 11}+\mathrm{R}_{\mathrm{CS} 12}} \tag{eq.13}
\end{equation*}
$$

$$
\begin{equation*}
\mathrm{k}_{\mathrm{CS} 2}=\frac{\mathrm{R}_{\mathrm{CS} 22}}{\mathrm{R}_{\mathrm{CS} 21}+\mathrm{R}_{\mathrm{CS} 22}} \tag{eq.14}
\end{equation*}
$$

Based on understanding of the power stage connection, the current distribution in the two phases can be calculated by

$$
\begin{equation*}
I_{\mathrm{L} 1}=I_{\mathrm{O} 1}-I_{\text {Share }} \tag{eq.15}
\end{equation*}
$$

and

$$
\begin{equation*}
I_{\mathrm{L} 2}=I_{\mathrm{O} 2}-I_{\text {Share }} \tag{eq.16}
\end{equation*}
$$

Where $\mathrm{I}_{\mathrm{O} 1}$ is the loading current in the power rail $\mathrm{V}_{\mathrm{O} 1}$, and $\mathrm{I}_{\mathrm{O} 2}$ is the loading current in the power rail $\mathrm{V}_{\mathrm{O} 2}$. Using of Equations 5, 6, 7, 8, 15, and 16 gives:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{FB} 2}=\mathrm{k}_{\mathrm{IL} 2 \text { _IFB2 }} \cdot \mathrm{I}_{\mathrm{O} 2}-\mathrm{k}_{\mathrm{IL} 1 \_\mathrm{IFB} 2} \cdot \mathrm{I}_{\mathrm{O} 1}+\left(\mathrm{k}_{\mathrm{IL} 1 \_\mathrm{IFB} 2}+\mathrm{k}_{\mathrm{IL} 2 \_\mathrm{IFB} 2}\right) \\
& \left(1+\frac{R_{21}}{R_{24}}\right) \cdot V_{\text {ref2 }}-\left(1+\frac{R_{11}}{R_{14}}\right) \cdot V_{\text {ref1 }}+R_{21} \cdot\left(k_{\text {IL1_IFB2 }} \cdot I_{\text {O1 }}-k_{\text {IL2_IFB2 }} \cdot I_{O 2}\right) \\
& \mathrm{R}_{\mathrm{ON} \_\mathrm{S}}+\mathrm{R}_{21} \cdot\left(\mathrm{k}_{\mathrm{IL} 1 \_ \text {IFB2 }}+\mathrm{k}_{\mathrm{IL} 2 \_ \text {IFB2 }}\right)
\end{aligned}
$$

where

$$
\begin{align*}
\mathrm{k}_{\mathrm{IL} 1 \_\mathrm{IFB} 2} & =\mathrm{G}_{\mathrm{IFB} 2} \cdot \mathrm{G}_{\mathrm{ICS} 1} \cdot \mathrm{R}_{\mathrm{ICS} 1} \cdot \mathrm{k}_{\mathrm{CS} 1} \cdot \mathrm{DCR}_{1} \\
& =1 \times 10^{-3} \cdot \frac{R_{\mathrm{CS} 12}}{R_{\mathrm{CS} 11}+R_{\mathrm{CS} 12}} \cdot \mathrm{DCR}_{1}  \tag{eq.18}\\
\mathrm{k}_{\mathrm{IL} 2 \_\mathrm{IFB} 2} & =\mathrm{G}_{\mathrm{IFB} 2} \cdot \mathrm{G}_{\mathrm{ICS} 2} \cdot \mathrm{R}_{\mathrm{ICS} 2} \cdot \mathrm{k}_{\mathrm{CS} 2} \cdot \mathrm{DCR}_{2} \\
& =1 \times 10^{-3} \cdot \frac{R_{\mathrm{CS} 22}}{R_{\mathrm{CS} 21}+R_{\mathrm{CS} 22}} \cdot \mathrm{DCR}_{2} \tag{eq.19}
\end{align*}
$$

To maintain the output voltage $\mathrm{V}_{\mathrm{O} 2}$ of the phase 2 in certain regulation window in case of any fault or non-ideal conditions, such as the sharing switch is broken or has too high on resistance, the injection current $\mathrm{I}_{\mathrm{FB} 2}$ has magnitude limits as $\pm 9 \mu \mathrm{~A}$. As a result, $\mathrm{V}_{\mathrm{O} 2}$ has a limited adjustable range as

$$
\begin{align*}
& \left(1+\frac{R_{21}}{R_{24}}\right) \cdot 0.8-8 \cdot 10^{-6} \cdot R_{21} \leq V_{02}  \tag{eq.20}\\
& \leq\left(1+\frac{R_{21}}{R_{24}}\right) \cdot 0.8+9 \cdot 10^{-6} \cdot R_{21}
\end{align*}
$$

In an Ideal case that the sharing switch has very small on resistance and the two phases matches perfectly, the current-sense input voltages in the two phases are equal, that is

$$
\begin{equation*}
\mathrm{I}_{\mathrm{L} 1} \cdot \mathrm{DCR}_{1} \cdot \mathrm{k}_{\mathrm{CS} 1}=\mathrm{I}_{\mathrm{L} 2} \cdot \mathrm{DCR}_{2} \cdot \mathrm{k}_{\mathrm{CS} 2} \tag{eq.21}
\end{equation*}
$$

Using of Equations 15, 16, and 21 gives

$$
\begin{gather*}
\mathrm{I}_{\mathrm{L} 1}=\frac{\mathrm{DCR}_{2} \cdot \mathrm{k}_{\mathrm{CS} 2} \cdot\left(\mathrm{I}_{\mathrm{O} 1}+\mathrm{I}_{\mathrm{O} 2}\right)}{\mathrm{DCR}_{1} \cdot \mathrm{k}_{\mathrm{CS} 1}+\mathrm{DCR}_{2} \cdot \mathrm{k}_{\mathrm{CS} 2}}  \tag{eq.22}\\
\mathrm{I}_{\mathrm{L} 2}=\frac{\mathrm{DCR}_{1} \cdot \mathrm{k}_{\mathrm{CS} 1} \cdot\left(\mathrm{I}_{\mathrm{O} 1}+\mathrm{I}_{\mathrm{O} 2}\right)}{\mathrm{DCR}_{1} \cdot \mathrm{k}_{\mathrm{CS} 1}+\mathrm{DCR}_{2} \cdot \mathrm{k}_{\mathrm{CS} 2}}  \tag{eq.23}\\
\mathrm{I}_{\text {Share }}=\frac{\mathrm{DCR}_{1} \cdot \mathrm{k}_{\mathrm{CS} 1} \cdot \mathrm{I}_{\mathrm{O} 1}-\mathrm{DCR}_{2} \cdot \mathrm{k}_{\mathrm{CS} 2} \cdot \mathrm{I}_{\mathrm{O} 2}}{\mathrm{DCR}_{1} \cdot \mathrm{k}_{\mathrm{CS} 1}+\mathrm{DCR} R_{2} \cdot k_{\mathrm{CS} 2}} \tag{eq.24}
\end{gather*}
$$

## PWM Operation

There are two available operation modes, which are forced PWM mode and power-saving skip mode, selected by two different voltage levels at EN pin for each channel, respectively. The operation modes can be external preset or on-line programmed.

The two channels / phases controlled by the NCP5222 share one input power rail. The both channels / phases operate at a fixed 300 kHz normal switching frequency in
continuous-conduction mode (CCM). To reduce the common input ripple and capacitors, the two channels / phases operate $180^{\circ}$ interleaved in CCM. To speed up transient response and increase system sampling rate, an internal 1.2 MHz high-frequency oscillator is employed. A digital circuitry divides down the high-frequency clock CLK_H and generates two interleaved 300 kHz clocks (CLK1 and CLK2), which are delivered to the two PWM control blocks as normal operation clocks.

## Forced-PWM Operation (FPWM Mode)

If the voltage level at the EN pin is a medium level around 1.95 V , the corresponding channel of the NCP5222 works under forced-PWM mode with fixed 300 kHz switching frequency. In this mode, the low-side gate-drive signal is forced to be the complement of the high-side gate-drive signal and thus the converter always operates in CCM. This mode allows reverse inductor current, in such a way that it provides more accurate voltage regulation and fast transient response. During soft-start operation, the NCP5222 automatically runs in FPWM mode regardless of the EN pin's setting to guarantee smooth powering up.

## Pulse-Skipping Operation (Skip Mode)

Skip mode is enabled by pulling EN pin higher than 2.65 V , and then the corresponding channel works in pulse-skipping enabled operation. In medium and high load range, the converter still runs in CCM, and the switching frequency is fixed to 300 kHz . If the both channels run in CCM, they operate interleaved. In light load range, the converter automatically enters diode emulation and skip mode to maintain high efficiency. The PWM on-time in discontinuous-conduction mode (DCM) is adaptively controlled to be similar to the PWM on-time in CCM.

## Transient Response Enhancement (TRE)

For a conventional trailing-edge PWM controller in CCM, the minimum response delay time is one switching period in the worst case. To further improve transient response, a transient response enhancement circuitry is introduced to the NCP5222. The controller continuously monitors the COMP signal, which is the output voltage of the error amplifier, to detect load transient events. A desired stable close-loop system with the NCP5222 has a ripple voltage in the COMP signal, which peak-to-peak value is normally in a range from 200 mV to 500 mV . There is a threshold voltage in each channel made in a way that a filtered COMP signal pluses an offset voltage. Once a large
load transient occurs, the COMP signal is possible to exceed the threshold and then TRE is tripped in a short period, which is typically around one normal switching cycle. In this short period, the controller runs at higher frequency and therefore has faster response. After that the controller comes back to normal operation.

## Protection Funtions

The NCP5222 provides comprehensive protection functions for the power system, which include input power supply undervoltage lock out, output overcurrent protection, output overvoltage protection, output undervoltage protection, and thermal shutdown protection. The priority of the protections from high to low as: 1 . Thermal protection and input power supply undervoltage lockout; 2. Output overvoltage protection; 3. Output overcurrent protection and output undervoltage protection.

## Input Power Supply Undervoltage Lock Out (UVLO)

The NCP5222 provides UVLO functions for both input power supplies ( $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\mathrm{CC}}$ ) of the power stage and controller itself. The two UVLO functions make it possible to have flexible power sequence between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\mathrm{CC}}$ for the power systems. The start threshold of $\mathrm{V}_{\text {IN }}$ is 3.6 V , and the starting threshold of $\mathrm{V}_{\mathrm{CC}}$ is 4.25 V .

## Output Overcurrent Protection (OCP)

The NCP5222 protects converter if overcurrent occurs. The current through each channel is continuously monitored with differential current sense. If inductor current exceeds the current threshold, the high-side gate drive will be turned off cycle-by-cycle. In the meanwhile, an internal OC fault timer will be triggered. If the fault still exists after about $53 \mu \mathrm{~s}$, the corresponding channel latches off, both the high-side MOSFET and the low-side MOSFET are turned off. The fault remains set until the system has shutdown and re-applied $\mathrm{V}_{\mathrm{CC}}$ and/or the enable signal EN has toggled states.

Current limit threshold $\mathrm{V}_{\mathrm{TH}}$ oc between CS+ and CS-is internally fixed to 30 mV . The current limit can be programmed by the inductor's DCR and the current-sense resistor divider with $\mathrm{R}_{\mathrm{CS} 1}$ and $\mathrm{R}_{\mathrm{CS} 2}$. The inductor peak current limit is

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OC}(\text { Peak })}=\frac{\mathrm{V}_{\mathrm{TH} \_} \mathrm{OC}}{\mathrm{k}_{\mathrm{CS}} \cdot \mathrm{DCR}} \tag{eq.25}
\end{equation*}
$$

The DC current limit is

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OC}}=\mathrm{I}_{\mathrm{OC}(\text { Peak })}-\frac{\mathrm{V}_{\mathrm{O}} \cdot\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}\right)}{2 \cdot \mathrm{~V}_{\mathrm{IN}} \cdot f_{\mathrm{SW}} \cdot \mathrm{~L}} \tag{eq.26}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{IN}}$ is input supply voltage of the power stage, and $\mathrm{f}_{\mathrm{SW}}$ is 300 kHz normal switching frequency.

In the dual-channel mode, the steady-state inductor DC current is equal to output loading current $\mathrm{I}_{\text {Omax }}$ per channel,
so that the overcurrent threshold $\mathrm{I}_{\mathrm{OC}}$ is the maximum loading current $\mathrm{I}_{\text {Omax }}$ per channel.

$$
\begin{align*}
& \mathrm{I}_{\mathrm{OC} 1}=\mathrm{I}_{\mathrm{O} 1 \max }  \tag{eq.27}\\
& \mathrm{I}_{\mathrm{OC} 2}=\mathrm{I}_{\mathrm{O} 2 \max } \tag{eq.28}
\end{align*}
$$

In two-phase operation mode, to make sure the OCP is not triggered in the normal operation, the worst case need to be considered, in which the maximum load step in one power rail comes just after the two phases are sharing the maximum load from the other power rail. In this case, the two overcurrent thresholds need to be set as

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OC} 1}=\mathrm{I}_{\mathrm{O} 1 \text { max }}+\frac{\mathrm{DCR}_{2} \cdot \mathrm{k}_{\mathrm{CS} 2}}{\mathrm{DCR}_{1} \cdot \mathrm{k}_{\mathrm{CS} 1}+\mathrm{DCR}_{2} \cdot \mathrm{k}_{\mathrm{CS} 2}} \tag{eq.29}
\end{equation*}
$$

and

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OC} 2}=\mathrm{I}_{\mathrm{O} 2 \max }+\frac{\mathrm{DCR}_{1} \cdot \mathrm{k}_{\mathrm{CS} 1}}{\mathrm{DCR}_{1} \cdot \mathrm{k}_{\mathrm{CS} 1}+\mathrm{DCR}_{2} \cdot \mathrm{k}_{\mathrm{CS} 2}} \tag{eq.30}
\end{equation*}
$$

The both phases also has the same internal overcurrent current-sense threshold $\mathrm{V}_{\mathrm{TH}} \mathrm{OC}=30 \mathrm{mV}$, that means

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OC} 1} \cdot \mathrm{DCR}_{1} \cdot \mathrm{k}_{\mathrm{CS} 1}=\mathrm{I}_{\mathrm{OC} 2} \cdot \mathrm{DCR}_{2} \cdot \mathrm{k}_{\mathrm{CS} 2}=\mathrm{V}_{\mathrm{TH} \_} \mathrm{OC} \tag{eq.31}
\end{equation*}
$$

Use of Equations 29, 30, and 31 leads to:

$$
\begin{align*}
& \mathrm{I}_{\mathrm{OC} 1}=\mathrm{I}_{\mathrm{O} 1 \max } \cdot\left(1+\frac{\mathrm{I}_{\mathrm{O} 2 \max }}{\mathrm{I}_{\mathrm{O} 1 \max }+\mathrm{I}_{\mathrm{O} 2 \max }}\right)  \tag{eq.32}\\
& \mathrm{I}_{\mathrm{OC} 2}=\mathrm{I}_{\mathrm{O} 2 \max } \cdot\left(1+\frac{\mathrm{I}_{\mathrm{O} 1 \max }}{\mathrm{I}_{\mathrm{O} 1 \max }+\mathrm{I}_{\mathrm{O} 2 \max }}\right) \tag{eq.33}
\end{align*}
$$

## Output Overvoltage Protection (OVP)

An OVP circuit monitors the feedback voltages to prevent loads from over voltage. OVP limit is typically $115 \%$ of the nominal output voltage level, and the hysteresis of the OV detection comparator is $5 \%$ of the nominal output voltage. If the OV event lasts less than $1.5 \mu \mathrm{~s}$, the controller remains normal operation when the output of the OV comparator is released, otherwise an OV fault is latched after $1.5 \mu \mathrm{~s}$. After the fault is latched, the high-side MOSFET is latched off and the low-side MOSFET will be on and off responding to the output of the OV detection comparator. The fault remains set until the system has shutdown and re-applied $\mathrm{V}_{\mathrm{CC}}$ and/or the enable signal EN has toggled states.

## Output Undervoltage Protection (UVP)

A UVP circuit monitors the feedback voltages to detect undervoltage. UVP limit is typically $80 \%$ of the nominal output voltage level. If the output voltage is below this threshold, a UV fault is set. If an OV protection is set before, the UV fault will be masked. If no OV protection set, an internal fault timer will be triggered. If the fault still exists after about $27 \mu \mathrm{~s}$, the corresponding channel is latches off, both the high-side MOSFET and the low-side MOSFET are
turned off. The fault remains set until the system has shutdown and re-applied $\mathrm{V}_{\mathrm{CC}}$ and/or the enable signal EN has toggled states.

## Thermal Protection

The NCP5222 has a thermal shutdown protection to protect the device itself from overheating when the die temperature exceeds $150^{\circ} \mathrm{C}$. After the thermal protection is triggered, the fault state can be ended by re-applying $\mathrm{V}_{\mathrm{CC}}$ or EN when the die temperature drops down below $125^{\circ} \mathrm{C}$.

## Layout Guidelines

Figures 11 and 12 show exemplary layout of the power stage components for dual-channel configuration and two-phase configuration, respectively.

In the two-phase mode, after the sharing switch is turned on, the voltage difference across the sharing-switch will cause a current flow through it, which is used to balance
power delivery between the two phases. The smaller $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ of the sharing switch ( $\mathrm{R}_{\text {on_ssh }}$ ), the better the current balance and the smaller output voltage deviation in $\mathrm{V}_{\mathrm{O} 2}$. Actually, the current through the sharing switch can be calculated by $\mathrm{I}_{\text {ssh }}=\left(\mathrm{V}_{\mathrm{O} 2}-\mathrm{V}_{\mathrm{O} 1}\right) / \mathrm{R}_{\text {on_effective }}$, in which $\mathrm{R}_{\text {on_effective }}=$ $R_{\text {on_ssh }}+R_{p c b}$, and $R_{p c b}$ is the copper resistance between the two output sensing points. So that too large $R_{p c b}$ effectively wastes $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ of the sharing switch, and thus reduces the power sharing capability and enlarges $\mathrm{V}_{\mathrm{O} 2}$ deviation.

In a real application, to make sure the CH 1 has perfect voltage regulation, the $\mathrm{V}_{\mathrm{O} 1}$ sensing point and AGND can be designed like remote sensing. In the meantime, to fully use the sharing switch for the current sharing operation and reduce $\mathrm{V}_{\mathrm{O} 2}$ deviation, the distance between the two sensing points $\mathrm{V}_{\mathrm{O} 1}$ and $\mathrm{V}_{\mathrm{O} 2}$ should be arranged to be as close as possible.


Figure 11. Layout Guidelines in Dual-Channel Mode


Figure 12. Layout Guidelines in Two-Phase Mode


Figure 13. Reference Voltage $\mathrm{V}_{\mathrm{FB}}$ vs. Ambient Temperature


Figure 15. OCP Threshold vs. Ambient Temperature

Figure 14. Switching Frequency vs. Ambient Temperature


Figure 16. $\mathrm{V}_{\mathrm{cc}}$ Quiescent Current vs. Ambient Temperature in FPWM Mode


Figure 18. $\mathrm{V}_{\mathrm{CC}}$ Shutdown Current vs. Ambient Temperature


Figure 19. $\mathrm{V}_{\mathrm{Cc}}$ Start Threshold VCCUV+ vs. Ambient Temperature


Figure 23. Switching Frequency vs. Output Current in Skip Mode


Figure 21. $\mathrm{V}_{\mathrm{IN}}$ Start Threshold VINUV+ vs. Ambient Temperature


Figure 20. V Cc UVLO Hysteresis VCCHYS vs. Ambient Temperature


Figure 22. $\mathrm{V}_{\mathrm{IN}}$ UVLO Hysteresis VINHYS vs. Ambient Temperature


Figure 24. Switching Frequency vs. Output Current in FPWM Mode

## TYPICAL OPERATING CHARACTERISTICS



Figure 25. Output Voltage vs. Output Current in Skip Mode


Figure 27. Efficiency vs. Output Current in Skip Mode


Figure 26. Output Voltage vs. Output Current in FPWM Mode


Figure 28. Efficiency vs. Output Current in FPWM Mode

## TYPICAL OPERATING CHARACTERISTICS



Figure 29. Input Voltage Ripple ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=$ $10 \mu \mathrm{~F} * 4, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}=10 \mathrm{~A}, \mathrm{L1}=0.56 \mu \mathrm{H}, \mathrm{C}_{\mathrm{O} 1}$ $=470 \mu \mathrm{~F} * 2, \mathrm{~V}_{\mathrm{O} 2}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=10 \mathrm{~A}, \mathrm{~L} 2=0.56 \mu \mathrm{H}$, $\mathrm{C}_{\mathrm{O} 2}=470 \mu \mathrm{~F}$ * 2, Dual-Channel Operation)


Figure 31. Powerup with Two ENs Together ( $\mathrm{V}_{\mathrm{IN}}=$ $12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}=0 \mathrm{~A}, \mathrm{~V}_{\mathrm{O} 2}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=0 \mathrm{~A}$, Dual-Channel Operation)


Figure 33. Powerup with EN2 Comes after CH1 Completes Soft-Start ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}$ $=0 \mathrm{~A}, \mathrm{~V}_{\mathrm{O} 2}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=0 \mathrm{~A}$, Dual-Channel Operation)


Figure 30. Output Voltage Ripple $\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathbf{O 1}}=\right.$ $1.05 \mathrm{~V}, \mathrm{I}_{01}=10 \mathrm{~A}, \mathrm{~L} 1=0.56 \mu \mathrm{H}, \mathrm{C}_{01}=470 \mu \mathrm{~F} * 2$, $\mathrm{V}_{\mathrm{O} 2}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=10 \mathrm{~A}, \mathrm{~L} 2=0.56 \mu \mathrm{H}, \mathrm{C}_{\mathrm{O} 2}=470 \mu \mathrm{~F}$ * 2, Dual-Channel Operation)


Figure 32. Powerup with EN2 Comes before CH1 Completes Soft-Start ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}$ $=0 \mathrm{~A}, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=0 \mathrm{~A}$, Dual-Channel Operation)


Figure 34. Powerdown and Soft-Stop ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, $\mathrm{V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}=0 \mathrm{~A}, \mathrm{~V}_{\mathrm{O} 2}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=0 \mathrm{~A}$, Dual-Channel Operation)

## TYPICAL OPERATING CHARACTERISTICS



Figure 35. Powerup Operation without Biased Output ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}$, Skip Mode)


Figure 37. Power-Down Operation $\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}\right.$ $=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}$, Skip Mode)


Figure 39. Load Transient Response in Skip Mode $\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.1 \mathrm{~A}\right.$ to 10 A to 0.1 A , $L=0.56 \mu \mathrm{H}, \mathrm{C}_{\mathrm{O}}=470 \mu \mathrm{~F}$ * 2)


Figure 36. Powerup Operation with Biased Output ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}$, Skip Mode)


Figure 38. On-Line Mode Transition ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}$ $=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}$, FPWM - Skip - FPWM Mode)


Figure 40. Load Transient Response in FPWM Mode ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.1 \mathrm{~A}$ to 10 A to $0.1 \mathrm{~A}, \mathrm{~L}=0.56 \mu \mathrm{H}, \mathrm{C}_{0}=470 \mu \mathrm{~F}$ * 2)

## TYPICAL OPERATING CHARACTERISTICS



Figure 41. Line Transient Response ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ to $20 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}=9 \mathrm{~A}, \mathrm{~L} 1=0.56 \mu \mathrm{H}, \mathrm{C}_{\mathrm{O} 1}=$ $470 \mu \mathrm{~F} * 2, \mathrm{~V}_{\mathrm{O} 2}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=9 \mathrm{~A}, \mathrm{~L} 2=0.56 \mu \mathrm{H}$, $\mathrm{C}_{\mathrm{O} 2}=470 \mu \mathrm{~F}$ 2, Dual-Channel Mode)


Figure 43. Powerup with EN1 in Two-Phase Mode $\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}=0 \mathrm{~A}, \mathrm{~V}_{\mathrm{O} 2}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}\right.$

$$
=0 \mathrm{~A})
$$



Figure 45. Powerup with Two ENs together in Two-Phase Mode ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}=$ $0 \mathrm{~A}, \mathrm{~V}_{\mathrm{O} 2}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=0 \mathrm{~A}$ )


Figure 42. Line Transient Response ( $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}$ to $12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}=9 \mathrm{~A}, \mathrm{~L} 1=0.56 \mu \mathrm{H}, \mathrm{C}_{\mathrm{O} 1}=$ $470 \mu \mathrm{~F} * 2, \mathrm{~V}_{\mathrm{O} 2}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=9 \mathrm{~A}, \mathrm{~L} 2=0.56 \mu \mathrm{H}$, $\mathrm{C}_{\mathrm{O} 2}=470 \mu \mathrm{~F} * 2$, Dual-Channel Mode)


Figure 44. Powerdown with EN1 in Two-Phase Mode $\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}=0 \mathrm{~A}, \mathrm{~V}_{\mathrm{O} 2}=\right.$ $1.05 \mathrm{~V}, \mathrm{I}_{02}=0 \mathrm{~A}$ )


Figure 46. Powerdown with Two ENs together in Two-Phase Mode ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}=$ $0 \mathrm{~A}, \mathrm{~V}_{\mathrm{O} 2}=1.05 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=0 \mathrm{~A}$ )


Figure 47. Schematic of Evaluation Board


Figure 48. Layout of Evaluation Board

BILL OF MATERIALS FOR EVALUATION BOARD

| Item | Part Reference | Description | Package | Part Number | Manufacturer | Qty |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | U1 | Dual-Channel/ <br> Two-Phase Synchronous <br> Buck Controller | QFN28 <br> ( $4 \times 4 \mathrm{~mm}$ ) | NCP5222MNR2G | ON Semiconductor | 1 |
| 2 | M11 M21 Q1 Q2 | Small Signal MOSFET $60 \mathrm{~V}, 115 \mathrm{~mA}, \mathrm{~N}$-Channel | SOT-23 | 2N7002LT1G | ON Semiconductor | 4 |
| 3 | Q3 | Small Signal MOSFET <br> $30 \mathrm{~V}, 270 \mathrm{~mA}, \mathrm{~N}$-Channel | SC-70 | NTS4001NT1G | ON Semiconductor | 1 |
| 4 | M12 M14 M22 M24 | Power MOSFET 30 V , 58.5 A, Single N-Channel | SO-8 Flat Lead | NTMFS4821NT1G | ON Semiconductor | 4 |
| 5 | M13 M15 M23 M25 | Power MOSFET 30 V , 85 A, Single N-Channel | SO-8 Flat Lead | NTMFS4847NT1G | ON Semiconductor | 4 |
| 6 | M1 | Power MOSFET 30 V , 191 A, Single N-Channel | SO-8 Flat Lead | NTMFS4833NT1G | ON Semiconductor | 0 |
| 7 | D1 | Schottky Diode, dual, common anode, 30 V | SOT-23 | BAT54ALT1G | ON Semiconductor | 1 |
| 8 | D12 D22 | LED, SMT, 2 mm , GRN | 0805 | L-0170GCT | PARA Light | 2 |
| 9 | C11 C21 | $\begin{aligned} & \text { MLCC Cap } 50 \mathrm{~V}, 22 \mathrm{pF}, \\ & \pm 5 \% \text {, Char: COG } \end{aligned}$ | 0603 | C1608C0G1H220J | TDK | 2 |
| 10 | C12 C22 | MLCC Cap $50 \mathrm{~V}, 330 \mathrm{pF}$, $\pm 5 \%$, Char: COG | 0603 | C1608C0G1H331J | TDK | 2 |
| 11 | C13 C23 | $\begin{aligned} & \text { MLCC Cap } 50 \text { V, } 820 \text { pF, } \\ & \pm 5 \% \text {, Char: } \mathrm{COG} \end{aligned}$ | 0603 | C1608C0G1H821J | TDK | 2 |
| 12 | C1 C4 | $\begin{aligned} & \text { MLCC Cap } 50 \mathrm{~V}, 2.2 \mathrm{nF}, \\ & \pm 5 \% \text {, Char: COG } \end{aligned}$ | 0603 | C1608C0G1H222J | TDK | 0 |
| 13 | C5 | $\text { MLCC Cap } 50 \text { V, } 10 \mathrm{nF} \text {, }$ $\pm 5 \% \text {, Char: COG }$ | 0603 | C1608C0G1H103J | TDK | 1 |
| 14 | C2 | $\begin{aligned} & \text { MLCC Cap } 50 \text { V, } 15 \text { nF, } \\ & \pm 10 \% \text {, Char: X7R } \end{aligned}$ | 0603 | C1608X7R1H153K | TDK | 1 |
| 15 | CB1 CB2 CS1 CS2 | $\begin{aligned} & \text { MLCC Cap } 50 \mathrm{~V}, 0.1 \mu \mathrm{~F}, \\ & \pm 10 \% \text {, Char: X7R } \end{aligned}$ | 0603 | C1608X7R1H104K | TDK | 4 |
| 16 | C3 | $\begin{aligned} & \text { MLCC Cap } 16 \mathrm{~V}, 1 \mu \mathrm{~F}, \\ & \pm 10 \%, \text { Char: X5R } \end{aligned}$ | 0805 | C2012X7R1C105K | TDK | 1 |
| 17 | C41 | $\begin{aligned} & \text { MLCC Cap } 6.3 \mathrm{~V}, 3.3 \mu \mathrm{~F}, \\ & \pm 10 \%, \text { Char: X5R } \end{aligned}$ | 0603 | C1608JB0J335KT | TDK | 1 |
| 18 | C6 C16 C26 |  | 0603 |  |  | 0 |
| 19 | C111 C222 | $\begin{aligned} & \text { MLCC Cap } 6.3 \mathrm{~V}, 10 \mu \mathrm{~F}, \\ & \pm 10 \%, \text { Char: X5R } \end{aligned}$ | 0805 | ECJ2FB0J106M | Panasonic | 2 |
| 20 | $\begin{gathered} \text { CIN1 CIN2 CIN3 } \\ \text { CIN4 } \end{gathered}$ | $\begin{aligned} & \text { MLCC Cap 25V, } 10 \mu \mathrm{~F} \\ & \pm 20 \%, \text { Char: X5R } \end{aligned}$ | 1812 | C4532X7R1E106M | TDK | 4 |
| 21 | C17 C18 C27 C28 | SP-Capacitors, 2 V, $470 \mu \mathrm{~F}, \mathrm{ESR}=4.5 \mathrm{~m} \Omega$ | $7.3 \mathrm{~mm} x$ $4.3 \mathrm{~mm}$ | EEFSX0D471XR | Panasonic | 4 |
| 22 | RB1 RB2 | Thick Film Chip Resistors, $3.3 \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | ERJ3BSF3R3V | Panasonic | 2 |
| 23 | R1 R5 | Thick Film Chip Resistors, $20 \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | ERJ3EKF20ROV | Panasonic | 2 |
| 24 | R13 R23 | Thick Film Chip Resistors, $100 \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | ERJ3EKF1000V | Panasonic | 2 |
| 25 | R18 R19 | Thick Film Chip Resistors, $1 \mathrm{k} \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | ERJ3EKF1001V | Panasonic | 2 |
| 26 | R16 R26 | Thick Film Chip Resistors, $3.9 \mathrm{k} \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | ERJ3EKF3901V | Panasonic | 2 |

BILL OF MATERIALS FOR EVALUATION BOARD

| Item | Part Reference | Description | Package | Part Number | Manufacturer | Qty |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 27 | R11 R21 | Thick Film Chip Resistors, $5.1 \mathrm{k} \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | ERJ3EKF5101V | Panasonic | 2 |
| 28 | R15 R25 | Thick Film Chip Resistors, $16 \mathrm{k} \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | ERJ3EKF1602V | Panasonic | 2 |
| 29 | R14 R24 | Thick Film Chip Resistors, $16.2 \mathrm{k} \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | PCF0603R 16K2BI | WELWTN | 2 |
| 30 | R9 R10 | Thick Film Chip Resistors, $39 \mathrm{k} \Omega, \pm 1 \%$, 0.1 W | 0603 | ERJ3EKF3902V | Panasonic | 2 |
| 31 | R6 R7 R8 R20 | Thick Film Chip Resistors, $62 \mathrm{k} \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | ERJ3EKF6202V | Panasonic | 4 |
| 32 | R12 R22 | Thick Film Chip Resistors, $91 \mathrm{k} \Omega, \pm 1 \%$, 0.1 W | 0603 | ERJ3EKF9102V | Panasonic | 2 |
| 33 | R29 R30 | Thick Film Chip Resistors, $86.6 \mathrm{k} \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | PCF0603R 86K6BI | WELWTN | 2 |
| 34 | R2 R3 R28 | Thick Film Chip Resistors, $100 \mathrm{k} \Omega, \pm 1 \%, 0.1 \mathrm{~W}$ | 0603 | ERJ3EKF1003V | Panasonic | 3 |
| 35 | R4 R17 R27 |  | 0603 |  |  | 0 |
| 36 | L1 L2 | Power Choke $0.56 \mu \mathrm{H}$, DCRtyp $=1.4 \mathrm{~m} \Omega$, ISAT $=$ 22.9 A | $\begin{aligned} & 11.2 \mathrm{~mm} \mathrm{x} \\ & 10.0 \mathrm{~mm} \end{aligned}$ | FDU1040D-R56M | TOKO | 2 |
| 37 | $\begin{gathered} \text { TT1, TT2, TT3, } \\ \text { TT4, TT00, TT01, } \\ \text { TT21, TT22 } \end{gathered}$ | PCB Terminal | $\begin{gathered} 7.54 \mathrm{~mm}, \mathrm{f}= \\ 3.18 \mathrm{~mm} \end{gathered}$ | H-2121 | HARWIN | 8 |
| 38 | TP11 TP12 TP13 TP14, TP21 TP22 TP23 TP24, JP1 JP2 JP4 JP5, T3 T4 T5 T6 J3 | THT Header Pitch = 2.54 mm ; Height $=12 \mathrm{~mm}$ |  | 547-3302 | RS Components | 17 |
| 39 | J1 J2 | SMB-Connectors, Impedance $=50 \mathrm{~W}$ |  | 295-5665 | RS Components | 2 |
| 40 | SW1 SW2 SW3 SW4 |  |  |  | NKK | 4 |

QFN28 4x4, 0.4P
CASE 485AR-01
ISSUE A
DATE 20 NOV 2009


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b APPLIES TO PLATED TERMINAL

AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A1 | 0.80 | 1.00 |
| A3 | 0.20 |  |
| REF | 0.05 |  |
| b | 0.15 |  |
| D | 0.25 |  |
| D2 | 2.00 |  |
| E | BSC |  |
| E2 | 4.00 |  |
| 2.50 | BSC |  |
| e | 0.70 |  |
| K | 0.30 |  |
| RSEF |  |  |
| L | 0.30 | 0.50 |
| L1 | --- | 0.15 |

GENERIC
MARKING DIAGRAM*

| ${ }^{{ }^{\text {XXXXXX }}}$XXXXXX <br> ALYW: |
| :---: |

XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G", may or not be present.


| DOCUMENT NUMBER: | 98AON30349E | Electronic versions are uncontrolled except when <br> accessed directly from the Document Repository. Printed <br> versions are uncontrolled except when stamped <br> "CONTROLLED COPY" in red. |  |
| ---: | :--- | :--- | :--- |
| STATUS: | ON SEMICONDUCTOR STANDARD |  |  |
| NEW STANDARD: |  |  | PAGE 1 OF 2 |
| DESCRIPTION: | QFN28 4X4, 0.4P |  |  |



[^0]onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales


[^0]:    ON Semiconductor and OiN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitabiity of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

