# **EEPROM Serial 4-Kb SPD** for DDR4 DIMM

### Description

The N34C04 is a EEPROM Serial 4-Kb, which implements the JEDEC JC42.4 (EE1004-v) Serial Presence Detect (SPD) specification for DDR4 DIMMs and supports the Standard (100 kHz), Fast (400 kHz) and Fast Plus (1 MHz) I<sup>2</sup>C protocols.

One of the two available 2-Kb EEPROM banks (referred to as SPD pages in the EE1004-v specification) is activated for access at power-up. After power-up, banks can be switched via software command. Each of the four 1-Kb EEPROM blocks can be Write Protected by software command.

### Features

- JEDEC JC42.4 (EE1004-v) Serial Presence Detect (SPD) Compliant
- Temperature Range: -40°C to +125°C
- Supply Range: 1.7 V 3.6 V
- I<sup>2</sup>C / SMBus Interface
- Schmitt Triggers and Noise Suppression Filters on SCL and SDA Inputs
- 16-Byte Page Write Buffer
- Hardware Write Protection for Entire Memory
- Low Power CMOS Technology
- 2 x 3 x 0.5 mm UDFN8 Package
- These Devices are Pb-Free and are RoHS Compliant




Figure 1. Functional Symbol




# **ON Semiconductor®**

www.onsemi.com




# **PIN CONFIGURATION**



UDFN (HU4)

For the location of Pin 1, please consult the corresponding package drawing.





= Pb-Free Package

А

ΖZ

Υ М

.

### **PIN FUNCTIONS**

Pin Name	Function
A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub>	Device Address Input
SDA	Serial Data Input/Output
SCL	Serial Clock Input
WP	Write Protect Input
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
DAP	Backside Exposed DAP at $V_{SS}$

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

### Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Operating Temperature	–45 to +130	°C
Storage Temperature	−65 to +150	°C
Voltage on any pin (except A <sub>0</sub> ) with respect to Ground (Note 1)	–0.5 to +6.5	V
Voltage on pin A <sub>0</sub> with respect to Ground	–0.5 to +10.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The DC input voltage on any pin should not be lower than -0.5 V or higher than V<sub>CC</sub> + 0.5 V. The A<sub>0</sub> pin can be raised to a HV level for SWP command execution. SCL and SDA inputs can be raised to the maximum limit, irrespective of V<sub>CC</sub>.

### **Table 2. RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 2)	Endurance	1,000,000	Write Cycles
T <sub>DR</sub>	Data Retention	100	Years

2. Page Mode, V<sub>CC</sub> = 2.5 V, 25°C

### Table 3. THERMAL CHARACTERISTICS (Note 3)

Parameter	Test Conditions/Comments	Max	Unit
Thermal Resistance $\theta_{JA}$	Resistance θ <sub>JA</sub> Junction-to-Ambient (Still Air)		°C/W

3. Power Dissipation is defined as  $P_J = (T_J - T_A)/\theta_{JA}$ , where  $T_J$  is the junction temperature and  $T_A$  is the ambient temperature. The thermal resistance value refers to the case of a package being used on a standard 2–layer PCB.

### Table 4. D.C. OPERATING CHARACTERISTICS (Vcc = 1.7 V to 3.6 V, TA = -40°C to +125°C, unless otherwise specified)

Symbol	Parameter	Test Co	Test Conditions		Max	Units
I <sub>CCR</sub>	Read Current	Read, f <sub>SCL</sub> = 400 kH	Read, f <sub>SCL</sub> = 400 kHz or 1 MHz		1	mA
Iccw	Write Current	Write, during t <sub>WR</sub> (No	ote 4)		1	mA
I <sub>SB</sub>	Standby Current	All I/O Pins at			1	μA
		GND or Vcc	$Vcc \ge 2.2 V$		2	
١L	I/O Pin Leakage	Pin at GND or $V_{CC}$	Pin at GND or V <sub>CC</sub>		2	μA
VIL	Input Low Voltage			-0.5	0.3*Vcc	V
VIH	Input High Voltage			0.7*Vcc	V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low Voltage	$V_{CC} \ge 2.2 \text{ V}, \text{ I}_{OL} = 20$	$V_{CC} \ge 2.2 \text{ V}, \text{ I}_{OL} = 20 \text{ mA}$		0.4	V
V <sub>OL2</sub>	Output Low Voltage	V <sub>CC</sub> < 2.2 V, I <sub>OL</sub> = 6.	V <sub>CC</sub> < 2.2 V, I <sub>OL</sub> = 6.0 mA		0.2	V
V <sub>POR+</sub>	Power On Reset Threshold	(Note 4)	(Note 4)		1.3	V
V <sub>POR-</sub>	Power Off Reset Threshold	(Note 4)	(Note 4)			V

4. Tested initially and after a design or process change that affects this parameter

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

			Standard V <sub>CC</sub> = 1.7 V – 3.6 V		Fast V <sub>CC</sub> = 1.7 V – 3.6 V		Fast–Plus V <sub>CC</sub> = 2.2 V – 3.6 V	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
F <sub>SCL</sub> (Note 5)	Clock Frequency	10	100	10	400	10	1,000	kHz
t <sub>HD:STA</sub>	START Condition Hold Time	4		0.6		0.26		μs
t <sub>LOW</sub>	Low Period of SCL Clock	4.7		1.3		0.50		μs
t <sub>HIGH</sub>	High Period of SCL Clock	4		0.6		0.26		μs
t <sub>SU:STA</sub>	START Condition Setup Time	4.7		0.6		0.26		μs
t <sub>HD:DI</sub>	Data In Hold Time	0		0		0		μs
t <sub>SU:DAT</sub>	Data In Setup Time	250		100		50		ns
t <sub>R</sub> (Note 7)	SDA and SCL Rise Time		1,000		300		120	ns
t <sub>F</sub> (Note 7)	SDA and SCL Fall Time		300		300		120	ns
tsu:sto	STOP Condition Setup Time	4		0.6		0.26		μs
t <sub>BUF</sub>	Bus Free Time Between STOP and START	4.7		1.3		0.5		μs
t <sub>HD:DAT</sub>	Data Out Hold Time	200	3450	200	900	0	350	ns
T <sub>i</sub> (Note 7)	Noise Pulse Filtered at SCL and SDA Inputs		50		50		50	ns
t <sub>SU:WP</sub>	WP Setup Time	0		0		0		μs
t <sub>HD:WP</sub>	WP Hold Time	2.5		2.5		1		μs
t <sub>WR</sub>	Write Cycle Time		4		4		4	ms
t <sub>INIT</sub> (Notes 7, 8)	Power-up to Ready Mode		0.5		0.5		0.5	ms
t <sub>POFF</sub> (Note 9)	Warm power cycle off time	0.2		0.2		0.2		ms
TIMEOUT (Note 10)	Detect clock low timeout	25	35	25	35	25	35	ms

5. The minimum clock frequency of 10 kHz is an SMBus recommendation; the minimum operating clock frequency is limited only by the SMBus time-out. The device also meets the Fast and Standard I<sup>2</sup>C specifications, except that T<sub>i</sub> and t<sub>DH</sub> are shorter, as required by the 1 MHz Fast Plus protocol.

6. Test conditions according to "A.C. Test Conditions" table.

Tested initially and after a design or process change that affects this parameter.
 t<sub>INIT</sub> is the delay between the Power–On Reset threshold (V<sub>POR+</sub>) and the device is ready to accept commands.

 t<sub>INI</sub> is the dealy between the Fower-On reset the Ford (VpOR+) and the device is ready to accept commands.
 Power-Off delay to ensure a proper Reset when the V<sub>CC</sub> drops below VpOR A timeout condition can only be ensured if SCL is driven low for t<sub>TIMEOUT(Max</sub>) or longer; then, N34C04 is reset and ready to receive a new START condition. N34C04 does not reset if SCL is driven low for less than t<sub>TIMEOUT(Min</sub>). The interface will reset itself and will release the SDA line if the SCL line stays low beyond the t<sub>TIMEOUT</sub> limit. The time-out count takes place when SCL is low in the time interval between START and START. START and STOP.

# **Table 6. A.C. TEST CONDITIONS**

Input Levels	0.2 x V <sub>CC</sub> to 0.8 x V <sub>CC</sub>
Input Rise and Fall Times	≤ 50 ns
Input Reference Levels	$0.3 \times V_{CC}, 0.7 \times V_{CC}$
Output Reference Levels	$0.3 \times V_{CC}, 0.7 \times V_{CC}$
Output Load	Current Source: I <sub>OL</sub> = 6 mA; C <sub>L</sub> = 100 pF

# Table 7. PIN CAPACITANCE (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 3.6 V, f = 1 MHz)

Symbol	Parameter	Test Conditions/Comments	Min	Max	Unit
C <sub>IN</sub>	SDA, Pin Capacitance	V <sub>IN</sub> = 0		8	pF
	Input Capacitance (other pins)	V <sub>IN</sub> = 0		6	pF

### **Table 8. INPUT IMPEDANCE**

Symbol	Parameter	Test Conditions	Min	Мах	Unit
Z <sub>IL</sub>	Input Impedance for A0, A1, A2, WP Pins	V <sub>IN</sub> < 0.3 * Vcc	30		kΩ
Z <sub>IH</sub>	Input Impedance for A0, A1, A2, WP Pins	V <sub>IN</sub> > 0.7 * Vcc	800		kΩ

# **Pin Description**

**SCL:** The Serial Clock input pin accepts the Serial Clock generated by the Master (Host).

**SDA:** The Serial Data I/O pin receives input data and transmits data stored in the memory. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

**A0, A1 and A2:** The Address pins accept the device address. These pins have on-chip pull-down resistors.

**WP:** The Write Protect input pin inhibits all write operations, when pulled HIGH. This pin has an on-chip pull-down resistor. The Write Protect pin should be tied directly either to Vcc or GND.

# Power-On Reset (POR)

The N34C04 incorporates Power–On Reset (POR) circuitry which protects the device against powering up to an undetermined logic state. As  $V_{CC}$  exceeds the POR trigger level, the device will power up into standby mode. The device will power down into Reset mode when  $V_{CC}$  drops below the POR trigger level. This bi–directional POR behavior protects the N34C04 against brown–out failure following a temporary loss of power. The POR trigger level is set below the minimum operating  $V_{CC}$  level.

### **Device Interface**

The N34C04 supports the Inter–Integrated Circuit (I<sup>2</sup>C) and the System Management Bus (SMBus) data transmission protocols. These protocols describe serial communication between transmitters and receivers sharing a 2–wire data bus. Data flow is controlled by a Master device, which generates the serial clock and the START and STOP conditions. The N34C04 acts as a Slave device. Master and Slave alternate as transmitter and receiver. Up to 8 N34C04 devices may be present on the bus simultaneously, and can be individually addressed by matching the logic state of the address inputs A0, A1, and A2.

# I<sup>2</sup>C/SMBus Protocol

The I<sup>2</sup>C/SMBus uses two 'wires', one for clock (SCL) and one for data (SDA). The two wires are connected to the  $V_{CC}$ 

supply via pull-up resistors. Master and Slave devices connect to the bus via their respective SCL and SDA pins. The transmitting device pulls down the SDA line to 'transmit' a '0' and releases it to 'transmit' a '1'.

Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics).

During data transfer, the SDA line must remain stable while the SCL line is HIGH. An SDA transition while SCL is HIGH will be interpreted as a START or STOP condition (Figure 2).

# START

The START condition precedes all commands. It consists of a HIGH to LOW transition on SDA while SCL is HIGH. The START acts as a 'wake-up' call to all Slaves. Absent a START, a Slave will not respond to commands.

# STOP


The STOP condition completes all commands. It consists of a LOW to HIGH transition on SDA while SCL is HIGH. The STOP tells the Slave that no more data will be written to or read from the Slave.

### **Device Addressing**

The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8-bit serial Slave address. The first 4 bits of the Slave address (the preamble) determine whether the command is a read/write command (1010b) or a utility command (0110b), as described in Table 9. The next 3 bits, A2, A1 and A0, select one of 8 possible Slave devices. The last bit,  $R/\overline{W}$ , specifies whether a Read (1) or Write (0) operation is being performed.

### Acknowledge

A matching Slave address is acknowledged (ACK) by the Slave by pulling down the SDA line during the 9<sup>th</sup> clock cycle (Figure 3). After that, the Slave will acknowledge all data bytes sent to the bus by the Master. When the Slave is the transmitter, the Master will in turn acknowledge data bytes in the 9<sup>th</sup> clock cycle. The Slave will stop transmitting after the Master does not respond with acknowledge (NoACK) and then issues a STOP. Bus timing is illustrated in Figure 4.






Figure 4. Bus Timing

30%

# Table 9. COMMAND SET (Notes 11, 12)

X

		Funct	ion Spe	cific Pre	amble	Select Address			R/W_n	A0 Pin
Function	Abbr	b7	b6	b5	b4	b3	b2	b1	b0	
Read EE Memory	RSPD	1	0	1	0	LSA2	LSA1	LSA0	1	0 or 1
Write EE Memory	WSPD								0	
Set Write Protection, block 0	SWP0	0	1	1	0	0	0	1	0	V <sub>HV</sub>
Set Write Protection, block 1	SWP1					1	0	0	0	V <sub>HV</sub>
Set Write Protection, block 2	SWP2					1	0	1	0	V <sub>HV</sub>
Set Write Protection, block 3	SWP3					0	0	0	0	V <sub>HV</sub>
Clear All Write Protection	CWP					0	1	1	0	V <sub>HV</sub>
Read Protection Status, block 0	RPS0					0	0	1	1	0, 1 or V <sub>HV</sub>
Read Protection Status, block 1	RPS1					1	0	0	1	0, 1 or V <sub>HV</sub>
Read Protection Status, block 2	RPS2					1	0	1	1	0, 1 or V <sub>HV</sub>
Read Protection Status, block 3	RPS3					0	0	0	1	0, 1 or V <sub>HV</sub>
Set SPD Page Address to 0 (Select Lower Bank)	SPA0					1	1	0	0	0, 1 or V <sub>HV</sub>
Set SPD Page Address to 1 (Select Upper Bank)	SPA1					1	1	1	0	0, 1 or V <sub>HV</sub>
Read SPD Page Address	RPA					1	1	0	1	0, 1 or V <sub>HV</sub>
Reserved	-	1					A	II Other Er	ncodings	L

11. LSAx stands for Logic State of Address pin x.

If V<sub>HV</sub> is not applied on the A0 pin during SWP/CWP commands, the N34C04 will respond with NoACK after the 3rd byte and will not execute the SWP/CWP instruction. During RPS/SPA/RPA commands the state of pin A0 must be stable for the duration of the sequence.

### **EEPROM Bank Selection**

Upon power–up, the address pointer is initialized to 00h pointing to the first location in the lower 2–Kb bank (SPD page 0).

Only one SPD page is visible (active) at any given time. The lower SPD page is automatically selected at power–up. The upper SPD page can be activated (and the lower one implicitly de–activated) by executing the SPA1 utility command. The SPA0 utility command can then be used to re–activate the lower SPD page without powering down. The identity of the active SPD page can be retrieved with the RPA command.

SPD page selection related command details are presented in Table 11c, Table 11d, Figure 12 and Figure 13.

### Write Operations

### **EEPROM Byte Write**

To write data to the EEPROM, the Master creates a START condition on the bus, and then sends out the appropriate Slave address (with the R/W bit set to '0'), followed by a starting data byte address, followed by data. The matching Slave will acknowledge the Slave address, EEPROM byte address and the data byte (Figure 5). The Master then ends the session by creating a STOP condition on the bus. The STOP starts the internal Write cycle for the (non-volatile) EEPROM data (Figure 6).

#### **EEPROM Page Write**

Each of the two 2–Kb banks is organized as 16 pages of 16 bytes each (not to be confused with the SPD page, which refers to the entire 2–Kb bank). One of the 16 memory pages is selected by the 4 most significant bits of the byte address, while the 4 least significant bits point to the byte position within the page. Up to 16 bytes can be written in one Write cycle (Figure 7).

During data load, the internal byte position pointer is automatically incremented after each data byte is loaded. If the Master transmits more than 16 data bytes, then earlier data will be replaced by later data in a 'wrap-around' fashion within the 16-byte wide data buffer. The internal Write cycle then starts following the STOP.

### Acknowledge Polling

Acknowledge polling can be used to determine if the N34C04 is busy writing to EEPROM, or is ready to accept commands. Polling is executed by interrogating the device with a 'Selective Read' command (see READ

OPERATIONS). The N34C04 will not acknowledge the Slave address as long as internal EEPROM Write is in progress.

#### **Hardware Write Protection**

With the WP pin held HIGH, the entire memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the operation of the N34C04. The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the first data byte (Figure 8). If the WP pin is HIGH during the strobe interval, the N34C04 will not acknowledge the data byte and the Write request will be rejected.

### **Delivery State**

The N34C04 is shipped 'unprotected', i.e. none of the Software Write Protection (SWP) flags is set. The entire memory is erased, i.e. all bytes are 0xFF.

### Read Operations

#### **Immediate Read**

A N34C04 presented with a Slave address containing a '1' in the R/W position will acknowledge the Slave address and will then start transmitting EEPROM data from the current address pointer location. The Master stops this transmission by responding with NoACK, followed by a STOP (Figure 9).

#### **Selective Read**

The Read operation can be started from a specific address, by preceding the Immediate Read sequence with a 'data less' Write sequence. The Master sends out a START, Slave address and byte address, but rather than following up with data (as in a Write operation), the Master then issues another START and continuous with an Immediate Read sequence (Figure 10).

#### Sequential EEPROM Read

EEPROM data can be read out indefinitely, as long as the Master responds with ACK (Figure 11). The internal address pointer is automatically incremented after every data byte sent to the bus. If the end of the active 2–Kb bank is reached during continuous Read, then the address count 'wraps–around' to the beginning of the active 2–Kb bank, etc. Sequential Read works with either Immediate Read or Selective Read, the only difference being that in the latter case the starting address is intentionally updated.






Figure 5. EEPROM Byte Write










NOTE: In this example n = XXXX 0000(B); X = 1 or 0

Figure 7. EEPROM Page Write









# **Software Write Protection**

Each 1–Kb memory block can be individually protected against Write requests. Block identities are:

Block 0: byte address 0x00...0x7F (SPD page address = 0) Block 1: byte address 0x80...0xFF (SPD page address = 0) Block 2: byte address 0x00...0x7F (SPD page address = 1) Block 3: byte address 0x80...0xFF (SPD page address = 1)

Block Software Write Protection (SWP) flags can be set or cleared in the presence of a very high voltage  $V_{\rm HV}$  on address pin A0. The  $V_{\rm HV}$  condition must be established on

Table 10. SWPn AND CWP D.C. OPERATION CONDITION

pin A0 before the START and maintained just beyond the STOP. The D.C. OPERATING CONDITIONS for SWP operations are shown in Table 10.

SWP command details are listed in Tables 11a and 11b.

SWP Slave addresses follow the standard I<sup>2</sup>C convention, i.e. to read the state of a SWP flag, the LSB of the Slave address must be '1', and to set or clear a flag, it must be '0'. For Set/Clear commands a dummy byte address and dummy data byte must be provided (Figure 12). In contrast to a regular memory Read, a SWP Read does not return data. Instead the N34C04 will respond with NoACK if the flag is set and with ACK if the flag is not set (Figure 13).

Symbol	Parameter	Test Conditions	Min	Max	Units
$\Delta V_{HV}$	A <sub>0</sub> Overdrive (V <sub>HV</sub> - V <sub>CC</sub> )		4.8		V
I <sub>HVD</sub>	A0 High Voltage Detector Current	$1.7 \text{ V} < \text{V}_{\text{CC}} < 3.6 \text{ V}$		0.1	mA
V <sub>HV</sub>	A <sub>0</sub> Very High Voltage		7	10	V

Command	Block(x) Protection	Slave Response	Address Byte	Slave Response	Data Byte	Slave Response	Write Cycle
SWPx(Note 13)	Not Set	ACK	(Dummy)	ACK	(Dummy)	ACK	Yes
	Set	NoACK	(Dummy)	NoACK	(Dummy)	NoACK	No
CWP	Х	ACK	(Dummy)	ACK	(Dummy)	ACK	Yes

### Table 11b. SWP QUERRY COMMAND DETAIL (following Slave Address)

Command	Block(x) Protection	Slave Response	Data Byte	Master (Response)	Data Byte	Master (Response)	
RPSx (Note 14)	Not Set	ACK	Dummy	(NoACK)	Dummy	(NoACK)	
	Set	NoACK	Dummy	(NoACK)	Dummy	(NoACK)	

### Table 11c. SPD PAGE SELECT COMMAND DETAIL (following Slave Address)

Command	SPD Active Page	Slave Response	Address Byte	Slave Response	Data Byte	Slave Response	Write Cycle
SPAx (Notes 15, 16, 17)	Х	ACK	(Dummy)	ACK	(Dummy)	NoACK/ACK	No

### Table 11d. SPD ACTIVE PAGE QUERRY COMMAND DETAIL (following Slave Address)

Command	SPD Active Page	Slave Response	Data Byte	Master (Response)	Data Byte	Master (Response)	
RPA (Note 14)	0	ACK	Dummy	(NoACK)	Dummy	(NoACK)	
(Note 14)	1	NoACK	Dummy	(NoACK)	Dummy	(NoACK)	


13. The Master can terminate the sequence by issuing a STOP once the N34C04 responds with NoACK

14. The Master can terminate the sequence by responding with (NoACK) followed by STOP after any dummy data byte.

15. Setting the SPD Page Address to '0' selects the lower 2-Kb EEPROM bank, setting it to '1' selects the upper 2-Kb EEPROM bank.

16. The lower 2-Kb EEPROM bank (corresponding to SPD page address '0') is active (visible) immediately following power-up.

17 The N34C04MU3ETG will respond with NoACK following the dummy Data Byte, while the N34C04MU3EKTG will respond with ACK.






# **ORDERING INFORMATION**

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping <sup>†</sup>
N34C04MU3ETG	D2U	UDFN8	–40°C to +125°C	NiPdAu	Tape & Reel, 4,000 Units / Reel
N34C04MU3EKTG	AKU	UDFN8	–40°C to +125°C	NiPdAu	Tape & Reel, 4,000 Units / Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
18. All packages are RoHS-compliant (Lead-free, Halogen-free)
19. The standard lead finish is NiPdAu.

ON Semiconductor is licensed by the Philips Corporation to carry the  ${\rm I}^2 C$  bus protocol.





onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales