MC74LVX139

Dual 2-to-4 Decoder/ **Demultiplexer**

The MC74LVX139 is an advanced high speed CMOS 2-to-4 decoder/demultiplexer fabricated with silicon gate CMOS technology.

When the device is enabled ($\overline{E} = low$), it can be used for gating or as a data input for demultiplexing operations. When the enable input is held high, all four outputs are fixed high, independent of other inputs.

The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Features

- High Speed: $t_{PD} = 6.0$ ns (Typ) at $V_{CC} = 3.3$ V
- Low Power Dissipation: $I_{CC} = 4 \mu A$ (Max) at $T_A = 25^{\circ}C$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2 V to 3.6 V Operating Range
- Low Noise: $V_{OLP} = 0.5 V (Max)$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- Chip Complexity: 100 FETs or 25 Equivalent Gates
- ESD Performance:

Human Body Model > 2000 V; Machine Model > 200 V

• These Devices are Pb-Free and are RoHS Compliant




Figure 1. Logic Diagram




ON Semiconductor®

http://onsemi.com







PIN ASSIGNMENT



MARKING DIAGRAMS






(Note: Microdot may be in either location)


FUNCTION TABLE


	Input	5	Outputs					
E	A1	A0	YO	<u>Y1</u>	<u>Y2</u>	<u>Y3</u>		
Н	Х	Х	н	Н	Н	Н		
L	L	L	L	Н	Н	Н		
L	L	н	н	L	н	Н		
L	н	L	н	Н	L	Н		
L	н	Н	н	н	Н	L		

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.












Figure 4. Input Equivalent Circuit

MAXIMUM RATINGS

Symbol	Par	ameter	Value	Unit
V _{CC}	Positive DC Supply Voltage		-0.5 to +7.0	V
V _{IN}	Digital Input Voltage		-0.5 to +7.0	V
V _{OUT}	DC Output Voltage		–0.5 to V _{CC} +0.5	V
I _{IK}	Input Diode Current		-20	mA
I _{OK}	Output Diode Current		±20	mA
I _{OUT}	DC Output Current, per Pin		±25	mA
I _{CC}	DC Supply Current, V_{CC} and GND Pins		±75	mA
PD	Power Dissipation in Still Air	SOIC Package TSSOP	200 180	mW
T _{STG}	Storage Temperature Range		-65 to +150	°C
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	> 2000 > 200 > 2000	V
ILATCHUP	Latchup Performance	Above V_{CC} and Below GND at 125°C (Note 4)	±300	mA
θ_{JA}	Thermal Resistance, Junction-to-Ambient	SOIC Package TSSOP	143 164	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Tested to EIA/JESD22–A114–A

Tested to EIA/JESD22-A115-A
 Tested to JESD22-C101-A
 Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics	Min	Max	Unit	
V _{CC}	DC Supply Voltage		2.0	3.6	V
V _{IN}	DC Input Voltage		0	5.5	V
V _{OUT}	DC Output Voltage Output in 3-State High or Low State		0	V _{CC}	V
T _A	Operating Temperature Range, all Package Types		-40	85	°C
t _r , t _f	Input Rise or Fall Time $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	V	0	100	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC CHARACTERISTICS (Voltages Referenced to GND)


			V _{CC}	T,	$T_{A} = 25^{\circ}C \qquad -40^{\circ}C \leq T_{A} \leq 85^{\circ}C$			r _A ≤ 85°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
V _{IH}	Minimum High–Level Input Voltage		2.0 3.0 3.6	0.75 V _{CC} 0.7 V _{CC} 0.7 V _{CC}	- - -	- - -	0.75 V _{CC} 0.7 V _{CC} 0.7 V _{CC}	- -	V
VIL	Maximum Low-Level Input Voltage		2.0 3.0 3.6	- -		0.25 V _{CC} 0.3 V _{CC} 0.3 V _{CC}	- - -	0.25 V _{CC} 0.3 V _{CC} 0.3 V _{CC}	V
V _{OH}	High–Level Output Voltage	$\begin{split} I_{OH} &= -50 \ \mu A \\ I_{OH} &= -50 \ \mu A \\ I_{OH} &= -4 \ m A \end{split}$	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0 3.0	- - -	1.9 2.9 2.48		V
V _{OL}	Low–Level Output Voltage	$\begin{split} I_{OL} &= 50 \ \mu A \\ I_{OH} &= 50 \ \mu A \\ I_{OH} &= 4 \ m A \end{split}$	2.0 3.0 3.0	- - -	0.0	0.1 0.1 0.36	- - -	0.1 0.1 0.44	V
I _{IN}	Input Leakage Current	$V_{IN} = 5.5 \text{ V or GND}$	0 to 3.6	-	-	±0.1	_	±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per package)	$V_{IN} = V_{CC}$ or GND	3.6	1.0	1.0	2.0	-	-	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

				T _A = 25°C		-40°C ≤ 1	Γ _A ≤ 85°C		
Symbol	Parameter	Test Condit	Test Conditions		Тур	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to Y	V _{CC} = 2.7 V	C _L = 15 pF C _L = 50 pF	-	8.5 11.0	15.0 16.5	1.0 1.0	17.8 18.0	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	C _L = 15 pF C _L = 50 pF	- -	6.0 8.5	10.0 13.0	1.0 1.0	12.0 15.0	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, \overline{E} to Y	V _{CC} = 2.7 V	C _L = 15 pF C _L = 50 pF	- -	8.0 10.0	13.0 16.5	1.0 1.0	15.5 18.0	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	C _L = 15 pF C _L = 50 pF	- -	5.5 7.5	8.2 13.0	1.0 1.0	10.0 15.0	
C _{IN}	Maximum Input Capacitance			-	4	10	-	10	pF
				Typical @ 25°C, V _{CC} = 3.3 V					
C _{PD}	Power Dissipation Capacitance (Note 5)					26			pF

AC ELECTRICAL CHARACTERISTICS Input $t_f = t_f = 3.0$ ns

5. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/2 (per decoder). C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.









Figure 6. Switching Waveform

MC74LVX139



*Includes all probe and jig capacitance

Figure 7. Test Circuit

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LVX139DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LVX139DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Tape Size	B ₁ Max	D	D ₁	Е	F	к	Р	P ₀	P ₂	R	т	w
8 mm	4.35 mm (0.179")	1.5 mm + 0.1 -0.0 (0.059"	1.0 mm Min (0.179")	1.75 mm ±0.1 (0.069 ±0.004")	3.5 mm ±0.5 (1.38 ±0.002")	2.4 mm Max (0.094")	4.0 mm ±0.10 (0.157 ±0.004")	4.0 mm ±0.1 (0.157 ±0.004")	2.0 mm ±0.1 (0.079 ±0.004")	25 mm (0.98")	0.6 mm (0.024)	8.3 mm (0.327)
12 mm	8.2 mm (0.323")	+0.004 -0.0)	1.5 mm Min (0.060)		5.5 mm ±0.5 (0.217 ±0.002")	6.4 mm Max (0.252")	4.0 mm ±0.10 (0.157 ±0.004") 8.0 mm ±0.10 (0.315 ±0.004")			30 mm (1.18")		12.0 mm ±0.3 (0.470 ±0.012")
16 mm	12.1 mm (0.476")				7.5 mm ±0.10 (0.295 ±0.004")	7.9 mm Max (0.311")	4.0 mm ±0.10 (0.157 ±0.004") 8.0 mm ±0.10 (0.315 ±0.004") 12.0 mm ±0.10 (0.472 ±0.004")					16.3 mm (0.642)
24 mm	20.1 mm (0.791")				11.5 mm ±0.10 (0.453 ±0.004")	11.9 mm Max (0.468")	16.0 mm ±0.10 (0.63 ±0.004")					24.3 mm (0.957)


EMBOSSED CARRIER DIMENSIONS (See Notes 6 and 7)

6. Metric Dimensions Govern–English are in parentheses for reference only.

A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity

onsemi

SOIC-16 CASE 751B-05 ISSUE K



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.


DESCRIPTION:

SOIC-16

PAGE 1 OF 1

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemí



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

 DOCUMENT NUMBER:
 98ASH70247A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSSOP-16
 PAGE 1 OF 1

 onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>