

1-of-8 Decoder/ **Demultiplexer**

High-Performance Silicon-Gate CMOS

MC74HC238A

The MC74HC238A is identical in pinout to the LS238. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC238A decodes a three-bit Address to one-of-eight active-high outputs. This device features three Chip Select inputs, two active-low and one active-high to facilitate the demultiplexing, cascading, and chip-selecting functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output; one of the Chip Selects is used as a data input while the other Chip Selects are held in their active states.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 V to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 100 FETs or 29 Equivalent Gates
- -Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices*

1






D SUFFIX CASE 751B

TSSOP-16 **DT SUFFIX** CASE 948F



MN SUFFIX CASE 485AW

MARKING DIAGRAMS







QFN16

XXXXXXX = Specific Device Code

= Assembly Location

WL.I = Wafer Lot = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Pin Assignment




Figure 2. Logic Diagram

TRUTH TABLE

	Inputs						Outputs						
CS3	CS2	CS1	A0	A 1	A2	Y0	Y 1	Y2	Y3	Y4	Y5	Y6	Y 7
Н	Х	Х	Х	Х	Х	L	L	L	L	L	L	L	L
Х	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
Х	Х	L	Х	Х	Х	L	L	L	L	L	L	L	L
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L
L	L	Н	L	Н	L	L	L	Н	L	L	L	L	L
L	L	Н	Н	Н	L	L	L	L	Н	L	L	L	L
L	L	Н	L	L	Н	L	L	L	L	Н	L	L	L
L	L	Н	Н	L	Н	L	L	L	L	L	Н	L	L
L	L	Н	L	Н	Н	L	L	L	L	L	L	Н	L
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	Н

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +6.5	V
V _{IN}	DC Input Voltage		–0.5 to V _{CC} +0.5	V
V _{OUT}	DC Output Voltage		–0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Diode Current, per Pin		±20	mA
I _{OUT}	DC Input Diode Current, Per Pin		±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins		±50	mA
I _{IK}	Input Clamp Current (V _{IN} < 0 or V _{IN} > V _{CC})		±20	mA
I _{OK}	Output Clamp Current (V _{OUT} < 0 or V _{OUT} > V _{CC})		±20	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 secs		260	°C
T _J	Junction Temperature Under Bias		+150	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 1)	SOIC-16 QFN16 TSSOP-16	126 118 159	°C/W
P _D	Power Dissipation in Still Air at 25°C	SOIC-16 QFN16 TSSOP-16	995 1062 787	mW
MSL	Moisture Sensitivity		Level 1	_
F _R	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V _{ESD}	ESD Withstand Voltage (Note 2)	Human Body Model Charged Device Model	2000 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Measured with minimum pad spacing on an FR4 board, using 76mm-by-114mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	2.0	6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Note 3)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-55	+125	°C
t _r , t _f	Input Rise and Fall Time $ V_{CC} = 2.0 \ V_{CC} = 4.5 \ V_{CC} = 6.0 \ V_{CC} = 6.0 \ V_{CC} = 1.0 \ V_{CC} =$	0 0 0	1000 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS

			v_{cc}	Guara				
Symbol	Parameter	Test Conditions	V	-55°C to 25°C	≤ 85 °C	≤ 125°C	Unit	
V _{IH}	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V	
V _{IL}	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V	
V _{OH}	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V	
		$\begin{aligned} V_{in} = V_{IH} \text{ or } V_{IL} & I_{out} \leq 2.4 \text{ mA} \\ & I_{out} \leq 4.0 \text{ mA} \\ & I_{out} \leq 5.2 \text{ mA} \end{aligned}$	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20		
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V	
		$\begin{aligned} V_{in} = V_{IH} \text{ or } V_{IL} & & \left I_{out} \right \leq 2.4 \text{ mA} \\ & \left I_{out} \right \leq 4.0 \text{ mA} \\ & \left I_{out} \right \leq 5.2 \text{ mA} \end{aligned}$	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40		
I _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μΑ	
I _{CC}	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	6.0	4	40	160	μΑ	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS

		V _{CC}	Guara	nteed Limit	1	
Symbol	Parameter	v	-55°C to 25°C	≤ 85 °C	≤ 125°C	Unit
t _{PLH} ,	Maximum Propagation Delay, Input A to Output Y (Figures 3, 4)	2.0 3.0	135 90	170 125	205 165	ns
t _{PHL}	(Figures 3, 4)	4.5	27	34	41	
tou	Maximum Propagation Delay, CS1 to Output Y	6.0 2.0	23 110	29 140	35 165	ns
t _{PLH} , t _{PHL}	(Figures 3, 5)	3.0 4.5	85 22	100 28	125 33	113
		6.0	19	28 24	28	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, CS2 or CS3 to Output Y (Figures 3, 6)	2.0 3.0	120 90	150 120	180 150	ns
		4.5 6.0	24 20	30 26	36 31	
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 3, 5)	2.0 3.0	75 30	95 40	110 55	ns
		4.5 6.0	15 13	19 16	22 19	
C _{in}	Maximum Input Capacitance	-	10	10	10	pF

		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Per Package)*	55	pF

^{*}Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.



Test	Switch Position	CL	R_{L}
t _{PLH} / t _{PHL}	Open	50 pF	1 kΩ
t _{PLZ} / t _{PZL}	V _{CC}		
t _{PHZ} / t _{PZH}	GND		

 $^{\star}C_{L}$ Includes probe and jig capacitance

Figure 3. Test Circuit

SWITCHING WAVEFORMS




Figure 4.

Figure 5.




Figure 6.

PIN DESCRIPTIONS

ADDRESS INPUTS A0, A1, A2 (Pins 1, 2, 3)

Address inputs. These inputs, when the chip is selected, determine which of the eight outputs is active—low.

CONTROL INPUTS CS1, CS2, CS3 (Pins 6, 4, 5)

Chip select inputs. For CS1 at a high level and CS2, CS3 at a low level, the chip is selected and the outputs follow the

Address inputs. For any other combination of CS1, CS2, and CS3, the outputs are at a logic low.

OUTPUTS

Y0 - Y7 (Pins 15, 14, 13, 12, 11, 10, 9, 7)

Active-high Decoded outputs. These outputs assume a high level when addressed and the chip is selected. These outputs remain low when not addressed or the chip is not selected.

EXPANDED LOGIC DIAGRAM




Figure 7. Logic Diagram


ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
MC74HC238ADG	HC238AG	SOIC-16	48 Units / Rail
MC74HC238ADR2G	HC238AG	SOIC-16	2500 Units / Tape & Reel
MC74HC238ADR2G-Q*	HC238AG	SOIC-16	2500 Units / Tape & Reel
MC74HC238ADTR2G	HC 238A	TSSOP-16	2500 Units / Tape & Reel
MC74HC238ADTR2G-Q*	HC 238A	TSSOP-16	2500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*-}Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS








SOIC-16 CASE 751B-05 **ISSUE K**

DATE 29 DEC 2006



⊕ 0.25 (0.010) M T B S A S

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD ENGREPHING.
- PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:		
	COLLECTOR		CATHODE		COLLECTOR, DYE #1		COLLECTOR, DYE #1	1
2.	BASE	2.	ANODE	2.	BASE, #1	2.	COLLECTOR, #1	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2	
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3	
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3	
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4	
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4	
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4	
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4	
11.	NO CONNECTION	11.	NO CONNECTION	11.		11.	BASE, #3	
12.	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3	DECOMMENDED
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	RECOMMENDED
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.		SOLDERING FOOTPRINT*
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	8X
								← 6.40 →
STYLE 5:		STYLE 6:		STYLE 7:				
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH			16X 1.12 ← ➤
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT	Γ)		
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT	Γ)	1	1 16
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH		<u> </u>	
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT		_	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		16X	·
7.	DRAIN, #4		CATHODE	7.	COMMON DRAIN (OUTPUT	Γ)	0.58 -	
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH	_		
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT		-	
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT			
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT	1)		
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	- \		
14.	SOURCE, #2		ANODE	14.	COMMON DRAIN (OUTPUT			\ PITCH
15. 16.	GATE, #1 SOURCE, #1	15. 16.	ANODE ANODE	15. 16.	COMMON DRAIN (OUTPUT SOURCE N-CH	1)		
10.	500RCE, #1	10.	ANODE	10.	SOURCE N-CH			
								□8 9 -
								* *
								'
								DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others. 2X L/2


L

☐ 0.15 (0.006)

PIN 1 IDENT.

υ®





DATE 19 OCT 2006

NOTES

Κ

SECTION N-N

0.25 (0.010)

J1

В

-U-


- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABILE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL
 IN EXCESS OF THE K DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
 TERMINIAL NILMBERS ADE SUCIUMI ECIP.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05 0.15		0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
7	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252	BSC	
М	M 00 00		00	0 0	

DETAIL E -W-☐ 0.10 (0.004) **DETAIL E** SEATING PLANE D

RECOMMENDED SOLDERING FOOTPRINT*

-V-



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



= Specific Device Code XXXX Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales