ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

Octal D-Type Latch with 3-State Outputs

The MC74AC564/74ACT564 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (\overline{OE}).

The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The MC74AC564/74ACT564 device is functionally identical to the MC74AC574/74ACT574, but with inverted outputs.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC574/74ACT574 but with Inverted Outputs
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT564 Has TTL Compatible Inputs




Figure 1. Pinout: 20-Lead Packages Conductors (Top View)

PIN NAMES


D₀-D₇ Data Inputs
CP Clock Pulse Input

OE 3-State Output Enable Input

 $\overline{O}_0 - \overline{O}_7$ 3-State Outputs

MC74AC564 MC74ACT564

OCTAL D-TYPE LATCH WITH 3-STATE OUTPUTS






Figure 2. LOGIC SYMBOL

FUNCTIONAL DESCRIPTION

The MC74AC564/74ACT564 consists of eight edgetriggered flip-flops with individual D-type inputs and 3-state complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

FUNCTION TABLE

	Inputs		Internal	Outputs	Function
ŌĒ	CP	D	Q	0	runction
Н	Н	L	NC	Z	Hold
Н	Н	Н	NC	Z	Hold
Н	厶	L	Н	Z	Load
Н	丁	Н	L	Z	Load
L	工	L	Н	Н	Data Available
L	」	Н	L	L	Data Available
L	Н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

___ = LOW-to-HIGH Transition

NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{in}	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA
I _{CC}	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*} Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit				
M	Cumply Valtage	'AC	2.0	5.0	6.0	V				
V _{CC}	Supply Voltage	'ACT	4.5	5.0	5.5	V				
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)	// / ^	0		U V _{CC}	V				
		V _{CC} @ 3.0 V	.4	150	1					
t_r , t_f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40	O ,	ns/V				
	The Bernet Groupt Committee impate	V _{CC} @ 5.5 V		25						
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		0/				
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V	C	8.0		ns/V				
T _J	Junction Temperature (PDIP)	603		,	140	°C				
T _A	Operating Ambient Temperature Range	10	-40	25	85	°C				
I _{OH}	Output Current — High	1	P		-24	mA				
I _{OL}	Output Current — Low	0,0)		24	mA				
1. V _{in} from 30% 2. V _{in} from 0.8 V	In the state of th									

DC CHARACTERISTICS

			74	AC	74AC			
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Unit	Conditions	
			Тур	Guar	anteed Limits			
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	Ι _{ΟυΤ} = -50 μΑ	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	$^*V_{IN} = V_{IL} \text{ or } V_{IH}$ -12 mA I_{OH} -24 mA -24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	NDU	Ι _{ΟΟΤ} = 50 μΑ	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	
I _{IN}	Maximum Input Leakage Current	5.5	S	±0.1	±1.0	μΑ	V _I = V _{CC} , GND	
I _{OZ}	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	$\begin{aligned} &V_{I}\left(OE\right) = V_{IL}, V_{IH} \\ &V_{I} = V_{CC}, GND \\ &V_{O} = V_{CC}, GND \end{aligned}$	
I _{OLD}	†Minimum Dynamic	5.5		6	75	mA	V _{OLD} = 1.65 V Max	
I _{OHD}	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*} All outputs loaded; thresholds on input associated with output under test. † Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

				74AC		74AC			
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			T _A = - to +8 C _L = 8		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	75 95			60 85		MHz	3-3
t _{PLH}	Propagation Delay CP to \overline{O}_n	3.3 5.0	3.5 2.0		14.0 10.5	3.5 2.0	15.5 11.5	ns	3-6
t _{PHL}	Propagation Delay CP to $\overline{\operatorname{O}}_{\operatorname{n}}$	3.3 5.0	3.5 2.0		12.5 9.5	3.5 2.0	14.0 10.5	ns	3-6
t _{PZH}	Output Enable Time	3.3 5.0	2.5 2.0		11.5 9.0	2.5 2.0	12.5 9.5	ns	3-7
t _{PZL}	Output Enable Time	3.3 5.0	3.0 1.5		11.0 8.5	3.5 2.0	12.0 9.5	ns	3-8
t _{PHZ}	Output Disable Time	3.3 5.0	4.0 2.0		12.5 10.5	4.5 2.0	13.5 11.5	ns	3-7
t _{PLZ}	Output Disable Time	3.3 5.0	2.0 1.5		9.5 8.0	2.5 1.5	10.5 9.0	ns	3-8

^{*} Voltage Range 3.3 V is 3.3 V ± 0.3 V. Voltage Range 5.0 V is 5.0 V ± 0.5 V.

AC OPERATING REQUIREMENTS

			0	74AC	74AC		
Symbol	Parameter	V _{CC} * (V)	Ç	A = +25°C C _L = 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Unit	Fig. No.
			Тур	Guaranteed	d Minimum		
t _s	Setup Time, HIGH or LOW D _n to CP	3.3 5.0		2.5 2.0	3.0 2.5	ns	3-9
t _h	Hold Time, HIGH or LOW Dn to CP	3.3 5.0		2.0 2.0	2.0 2.0	ns	3-9
t _w	CP Pulse Width HIGH or LOW	3.3 5.0		6.0 4.0	7.0 5.0	ns	3-6
	e 3.3 V is 3.3 V ±0.3 V. e 5.0 V is 5.0 V ±0.5 V.						

^{*} Voltage Range 3.3 V is 3.3 V ± 0.3 V. Voltage Range 5.0 V is 5.0 V ±0.5 V.

DC CHARACTERISTICS

			744	СТ	74ACT			
Symbol	Parameter	V _{CC} (V)	T _A = ·	+25°C	T _A = -40°C to +85°C	Unit	Conditions	
			Тур	Guaranteed Limits				
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	I _{OUT} = -50 μA	
		4.5 5.5		3.86 4.86	3.76 4.76	٧	$\label{eq:VIN} \begin{split} ^{*}V_{IN} &= V_{IL} \text{ or } V_{IH} \\ &-24 \text{ mA} \\ I_{OH} &-24 \text{ mA} \end{split}$	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA	
		4.5 5.5		0.36 0.36	0.44 0.44	V	$^{*}V_{IN} = V_{IL} \text{ or } V_{IH}$ $^{24} \text{ mA}$ ^{1}OL $^{24} \text{ mA}$	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μА	V _I = V _{CC} , GND	
Δl _{CCT}	Additional Max. I _{CC} /Input	5.5	0.6		1.5	mA	V _I = V _{CC} - 2.1 V	
l _{OZ}	Maximum 3-State Current	5.5		±0.5	S ±5.0	μΑ	$\begin{aligned} &V_{I}\left(OE\right) = V_{IL}, V_{IH} \\ &V_{I} = V_{CC}, GND \\ &V_{O} = V_{CC}, GND \end{aligned}$	
I _{OLD}	†Minimum Dynamic	5.5	13	0	75	mA	V _{OLD} = 1.65 V Max	
I _{OHD}	Output Current	5.5	43	ک ر	-75	mA	V _{OHD} = 3.85 V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5	00	8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*} All outputs loaded; thresholds on input associated with output under test. † Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms -- See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

	601681			74ACT		74ACT			
Symbol	Parameter		T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Unit	Fig. No.
	LASTER.		Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	85			75		MHz	3-3
t _{PLH}	Propagation Delay CP to \overline{O}_n	5.0	2.0		10.5	1.5	11.5	ns	3-6
t _{PHL}	Propagation Delay CP to \overline{O}_n	5.0	1.5		9.5	1.5	10.5	ns	3-6
t _{PZH}	Output Enable Time	5.0	1.5		9.0	1.5	9.5	ns	3-7
t _{PZL}	Output Enable Time	5.0	1.5		8.5	1.0	9.5	ns	3-8
t _{PHZ}	Output Disable Time	5.0	1.5		10.5	1.5	11.5	ns	3-7
t _{PLZ}	Output Disable Time	5.0	1.5		8.0	1.0	8.5	ns	3-8

^{*} Voltage Range 5.0 V is 5.0 V \pm 0.5 V.

AC OPERATING REQUIREMENTS

			74ACT		74ACT		
Symbol	Parameter		T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Unit	Fig. No.
			Тур	Guarantee	d Minimum		
t _s	Setup Time, HIGH or LOW D _n to CP	5.0		2.5	3.0	ns	3-9
t _h	Hold Time, HIGH or LOW D _n to CP	5.0		1.0	1.0	ns	3-9
t _w	LE Pulse Width HIGH or LOW	5.0		3.0	3.5	ns	3-6

^{*} Voltage Range 3.3 V is 3.3 V ± 0.3 V.


CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	50	pF	V _{CC} = 5.0 V

^{*} Voltage Range 5.0 V is 5.0 V \pm 0.5 V.

OUTLINE DIMENSIONS

N SUFFIX PLASTIC DIP PACKAGE CASE 738-03 ISSUE E



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANSI Y14.5M, 1982.

 CONTROLLING DIMENSION: INCH.

 JUMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.


 DIMENSION B DOES NOT INCLUDE MOLD

	INC	HES	MILLIM	ETERS		
DIM	MIN	MAX	MIN	MAX		
Α	1.010	1.070	25.66	27.17		
В	0.240	0.260	6.10	6.60		
С	0.150	0.180	3.81	4.57		
D	0.015	0.022	0.39	0.55		
Е	0.050	BSC	1.27 BSC			
F	0.050	0.070	1.27	1.77		
G	0.100	BSC	2.54 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.140	2.80	3.55		
L¶	0.300	BSC	7.62 BSC			
M	0°	15°	0 °	15°		
N	0.020	0.040	0.51	1.01		

OUTLINE DIMENSIONS

DW SUFFIX

PLASTIC SOIC PACKAGE CASE 751D-04 **ISSUE E**



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.150
- (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE
- DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	12.65	12.95	0.499	0.510		
В	7.40	7.60	0.292	0.299		
С	2.35	2.65	0.093	0.104		
D	0.35	0.49	0.014	0.019		
F	0.50	0.90	0.020	0.035		
G	1.27	BSC	0.050 BSC			
ſ	0.25	0.32	0.010	0.012		
K	0.10	0.25	0.004	0.009		
M	0°	7°	0 °	7°		
4	10.05	10.55	0.395	0.415		
R	0.25	0.75	0.010	0.029		

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Japan Customer Focus Center Phone: 81-3-5773-3850

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative