MOSFET – N-Channel, POWERTRENCH®

20 V

FDS6574A

General Description

This N−Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{DS(ON)}$ and fast switching speed.

Features

- 16 A, 20 V
  - $R_{DS(ON)}$ = 6 mΩ @ V_{GS} = 4.5 V
  - $R_{DS(ON)}$ = 7 mΩ @ V_{GS} = 2.5 V
  - $R_{DS(ON)}$ = 9 mΩ @ V_{GS} = 1.8 V
- Low Gate Charge
- High Performance Trench Technology for Extremely Low $R_{DS(ON)}$
- High Power and Current Handling Capability
- This Device is Pb−Free and are RoHS Compliant

Applications

- DC/DC Converter

ON Semiconductor®

V_{DSS}	$R_{DS(on)}$ MAX	I_D MAX
20 V	6 mΩ @ 4.5 V	16 A
	7 mΩ @ 2.5 V	
	9 mΩ @ 1.8 V	

SOIC8
CASE 751EB

MARKING DIAGRAM

FDS6574A
ALYW

FDS6574A	= Specific Device Code
A	= Assembly Site
L	= Wafer Lot Number
YW	= Assembly Start Week

PIN CONNECTIONS

ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

FDS6574A

## ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter		Ratings	Unit
V_{DSS}	Drain−Source Voltage		20	V
V_{GSS}	Gate−Source Voltage		±8	V
I_D	Drain Current	Continuous (Note 1a)	16	A
		Pulsed	80	
P_D	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1.0	
T_J, T_{STG}	Operating and Storage Junction Temperature Range		−55 to +175	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

| Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction−to−Ambient (Note 1a)	50	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction−to−Case (Note 1)	25	°C/W

1. $R_{\theta JA}$ is the sum of the junction−to−case and case−to−ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

a. 50°C/W when mounted on a 1 in² pad of 2 oz copper

b. 105°C/W when mounted on a 0.04 in² pad of 2 oz copper

c. 125°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

FDS6574A

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
BV_{DSS}	Drain–Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 μA	20	–	–	V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C	–	10	–	mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 16 V, V_{GS} = 0 V	–	–	1	μA
I_{GSSF}	Gate–Body Leakage, Forward	V_{GS} = 8 V, V_{DS} = 0 V	–	–	100	nA
I_{GSSR}	Gate–Body Leakage, Reverse	V_{GS} = –8 V, V_{DS} = 0 V	–	–	–100	nA
ON CHARACTERISTICS (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250 μA	0.4	0.6	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C	–	–2.7	–	mV/°C
$R_{DS(on)}$	Static Drain–Source On–Resistance	V_{GS} = 4.5 V, I_D = 16 A	–	4	6	mΩ
		V_{GS} = 2.5 V, I_D = 15 A	–	4.4	7	
		V_{GS} = 1.8 V, I_D = 13 A	–	5	9	
		V_{GS} = 4.5 V, I_D = 16 A, T_J = 125°C	–	5.3	9	
$I_{D(on)}$	On–State Drain Current	V_{GS} = 4.5 V, V_{DS} = 5 V	40	–	–	A
g_{FS}	Forward Transconductance	V_{DS} = 5 V, I_D = 16 A	–	115	–	S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	V_{DS} = 10V, V_{GS} = 0 V, f = 1.0 MHz	–	7657	–	pF
C_{oss}	Output Capacitance		–	1432	–	pF
C_{rss}	Reverse Transfer Capacitance		–	775	–	pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{d(on)}$	Turn–On Delay Time	V_{DD} = 10 V, I_D = 1 A, V_{GS} = 4.5 V, R_{GEN} = 6 Ω	–	19.5	35	ns
t_r	Turn–On Rise Time		–	22	36	ns
$t_{d(off)}$	Turn–Off Delay Time		–	173	277	ns
t_f	Turn–Off Fall Time		–	82	131	ns
Q_g	Total Gate Charge	V_{DS} = 10 V, I_D = 16 A, V_{GS} = 4.5 V	–	75	105	nC
Q_{gs}	Gate–Source Charge		–	9	–	nC
Q_{gd}	Gate–Drain Charge		–	17	–	nC
DRAIN–SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain–Source Diode Forward Current		–	–	2.1	A
V_{SD}	Drain–Source Diode Forward Voltage	V_{GS} = 0 V, I_S = 2.1 A (Note 2)	–	0.56	1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0 %.

TYPICAL CHARACTERISTICS

Figure 1. On−Region Characteristics

Figure 2. On−Resistance Variation with Drain Current and Gate Voltage

Figure 3. On−Resistance Variation with Temperature

Figure 4. On−Resistance Variation with Gate−to−Source Voltage

Figure 5. Transfer Characteristics

Figure 6. Source to Drain Body Diode Forward Voltage vs. Source Current

## TYPICAL CHARACTERISTICS (continued)

Figure 7. Gate Charge Characteristics

Figure 8. Capacitance Characteristics

Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation

Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c.
Transient thermal response will change depending on the circuit board design.

FDS6574A

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package Type	Reel Size	Tape Width	Shipping[†]
FDS6574A	FDS6574A	SOIC8 CASE 751EB (Pb−Free)	13"	12 mm	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SOIC8
CASE 751EB
ISSUE A

DATE 24 AUG 2017

4.90±0.10 [A]

(0.635)

8

5

[B]

6.00±0.20

3.90±0.10

PIN ONE INDICATOR

1

4

1.27

⊕ | 0.25(M) | C | B | A

0.65

1.75

5.60

1.27

LAND PATTERN RECOMMENDATION

0.175±0.075

1.75 MAX

[C]

0.42±0.09

⌒ | 0.10

SEE DETAIL A

0.22±0.03

OPTION A - BEVEL EDGE

OPTION B - NO BEVEL EDGE

(0.43) x 45°

R0.10

R0.10

GAGE PLANE

0.25

8°
0°

SEATING PLANE

0.65±0.25

(1.04)

DETAIL A
SCALE: 2:1

NOTES:
A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
D) LANDPATTERN STANDARD: SOIC127P600X175-8M

DOCUMENT NUMBER:	98AON13735G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC8		PAGE 1 OF 1

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

◊