feedback
Rate this webpage

Need
Support?


NB4N855S: Translator, 3.3 V, 1.5 Gb/s Dual AnyLevel™ to LVDS Receiver/Driver/Buffer

Overview
Specifications
Datasheet: Translator, 3.3 V, 1.5 Gb/s Dual AnyLevelTM to LVDS Receiver/Driver/Buffer
Rev. 4 (203.0kB)
»View Reliability Data
»View Material Composition
»Product Change Notification (4)
Product Overview
Product Description
NB4N855S is a clock or data Receiver/Driver/Buffer/Translator capable of translating AnyLevelTM input signal (LVPECL, CML, HSTL, LVDS, or LVTTL/LVCMOS) to LVDS. Depending on the distance, noise immunity of the system design, and transmission line media, this device will receive, drive or translate data or clock signals up to 1.5 Gb/s or 1.0 GHz, respectively. This device is pin-for-pin plug in compatible to the SY55855V in a 3.3 V applications.

The NB4N855S has a wide input common mode range of GND + 50 mV to VCC - 50 mV. This feature is ideal for translating differential or single-ended data or clock signals to 350 mV typical LVDS output levels.

The device is offered in a small 10 lead MSOP package. NB4N855S is targeted for data, wireless and telecom applications as well as high speed logic interface where jitter and package size are main requirements.
Features   Benefits
     
  • Guaranteed Input Clock Frequency up to 1.0 GHz
 
  • precision edge placement
  • Guaranteed Input Data Rate up to 1.5 Gb/s
   
  • 490 ps Maximum Propagation Delay
   
  • 1.0 ps Maximum RMS Jitter
   
  • 180 ps Maximum Rise/Fall Times
   
  • Single Power Supply; VCC = 3.3 V ±10%
   
  • Temperature Compensated TIA/EIA-644 Compliant LVDS Outputs
   
  • GND + 50 mV to VCC - 50 mV VCMR Range
   
  • Pb-Free Packages is Available
   
Applications   End Products
  • Translation of all major signal types to LVDS in heterogenous systems.
  • Signal driving and reception in communications and networking applications.
 
  • General High Speed LOGIC
Technical Documentation & Design Resources
Application Notes (8) Package Drawings (1)
Simulation Models (2) Evaluation Board Documents (1)
Data Sheets (1)  
Evaluation/Development Tool Information
Product Status Compliance Short Description Action
NB4N855SMEVB Active
Translator Evaluation Board
Digikey (2015-07-09) : 1
Availability and Samples
Product
Status
Compliance
Description
Package
MSL*
Container
Budgetary Price/Unit
Type
Case Outline
Type
Qty.
NB4N855SMR4G Active
Pb-free
Halide free
Translator, 3.3 V, 1.5 Gb/s Dual AnyLevel™ to LVDS Receiver/Driver/Buffer Micro10 846B 1 Tape and Reel 1000 Contact Sales Office
NB4N855SMR4 Last Shipments 
Translator, 3.3 V, 1.5 Gb/s Dual AnyLevel™ to LVDS Receiver/Driver/Buffer Micro10 846B 1 Tape and Reel 1000  
Moisture Sensitivity level (MSL) for surface mount devices (lead free measured at 260°C reflow, non lead free at 235°C reflow)
Market Leadtime (weeks) : 2 to 4
Avnet   (2015-07-09) : >1K
Mouser   (2015-07-09) : <1K
ON Semiconductor   (2015-07-08) : 50,000
Market Leadtime (weeks) : Contact Factory
Datasheet: Translator, 3.3 V, 1.5 Gb/s Dual AnyLevelTM to LVDS Receiver/Driver/Buffer
Rev. 4 (203.0kB)
»View Reliability Data
»View Material Composition
»Product Change Notification (4)
Product Overview

Product Compliance Status Description Type Channels Input / Output Ratio Input Level Output Level VCC Typ (V) tJitterRMS Typ (ps) tskew(o-o) Max (ps) tpd Typ (ns) tR & tF Max (ps) fmaxClock Typ (MHz) fmaxData Typ (Mbps) Package Type
 Pb-free 
 Halide free 
 Active     Translator, 3.3 V, 1.5 Gb/s Dual AnyLevel™ to LVDS Receiver/Driver/Buffer   Signal Driver   2   1:1 
 CML 
 CMOS 
 ECL 
 HSTL 
 LVDS 
 SSTL 
 TTL 
 LVDS   3.3   0.5   35   0.41   180   1500   2500   Micro10 
Previously Viewed Products
Clear List

New Products
 

NB3W800L  3.3 V, 100/133 MHz, Differential 1:8 Push-Pull Clock ZDB/Fanout Buffer for PCIe

  • Eight differential clock output Pairs @ 0.7 V
  • Meets DB800ZL performance requirements
  • Low−power NMOS push−pull HCSL compatible outputs