

Silicon Carbide (SiC) Module – EliteSiC, 3 m Ω SiC M3 MOSFET, 1200 V, 2-PACK Half Bridge Topology, F2 Package with HPS DBC

NXH003P120M3F2PTHG

The NXH003P120M3F2PTHG is a power module containing 3 m Ω / 1200 V SiC MOSFET half-bridge and a thermistor with HPS DBC in an F2 package.

Features

- 3 m Ω / 1200 V M3S SiC MOSFET Half-Bridge
- HPS DBC
- Thermistor
- Pre-Applied Thermal Interface Material (TIM)
- Press-Fit Pins
- These Devices are Pb-Free, Halide Free and are RoHS Compliant

Typical Applications

- Solar Inverter
- Uninterruptible Power Supplies
- Electric Vehicle Charging Stations
- Industrial Power






Figure 1. NXH003P120M3F2 Schematic Diagram

PACKAGE PICTURE




PIM36 56.7x42.5 (PRESS FIT)
CASE 180BY

MARKING DIAGRAM



NXH003P120M3F2PTHG = Specific Device Code
AT = Assembly & Test Site Code
YWW = Year and Work Week Code

PIN CONNECTIONS



See Pin Function Description for pin names

ORDERING INFORMATION

See detailed ordering and shipping information on page 4 of this data sheet.

NXH003P120M3F2PTHG

PIN FUNCTION DESCRIPTION

Pin	Name	Description
1	S1	Q1 Kelvin Emitter (High side switch)
2	G1	Q1 Gate (High side switch)
3	G1	Q1 Gate (High side switch)
4	S1	Q1 Kelvin Emitter (High side switch)
5	DC+	DC Positive Bus connection
6	DC+	DC Positive Bus connection
7	DC+	DC Positive Bus connection
8	DC+	DC Positive Bus connection
9	DC+	DC Positive Bus connection
10	DC+	DC Positive Bus connection
11	DC+	DC Positive Bus connection
12	DC+	DC Positive Bus connection
13	DC*	DC Negative Bus connection
14	DC-	DC Negative Bus connection
15	DC-	DC Negative Bus connection
16	DC-	DC Negative Bus connection
17	DC-	DC Negative Bus connection
18	DC-	DC Negative Bus connection
19	DC-	DC Negative Bus connection
20	DC-	DC Negative Bus connection
21	PHASE	Center point of half bridge
22	PHASE	Center point of half bridge
23	PHASE	Center point of half bridge
24	PHASE	Center point of half bridge
25	PHASE	Center point of half bridge
26	S2	Q2 Kelvin Emitter (Low side switch)
27	G2	Q2 Gate (Low side switch)
28	TH1	Thermistor Connection 1
29	TH2	Thermistor Connection 2
30	S2	Q2 Kelvin Emitter (Low side switch)
31	G2	Q2 Gate (Low side switch)
32	PHASE	Center point of half bridge
33	PHASE	Center point of half bridge
34	PHASE	Center point of half bridge
35	PHASE	Center point of half bridge
36	PHASE	Center point of half bridge

NXH003P120M3F2PTHG

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
SiC MOSFET			
Drain–Source Voltage	V_{DSS}	1200	V
Gate–Source Voltage	V_{GS}	+22/-10	V
Continuous Drain Current @ $T_c = 80^\circ\text{C}$ ($T_J = 175^\circ\text{C}$)	I_D	350	A
Pulsed Drain Current ($T_J = 175^\circ\text{C}$)	I_{Dpulse}	700	A
Maximum Power Dissipation @ $T_c = 80^\circ\text{C}$ ($T_J = 175^\circ\text{C}$)	P_{tot}	979	W
Minimum Operating Junction Temperature	T_{JMIN}	-40	$^\circ\text{C}$
Maximum Operating Junction Temperature	T_{JMAX}	175	$^\circ\text{C}$

THERMAL PROPERTIES

Storage Temperature Range	T_{stg}	-40 to 150	$^\circ\text{C}$
TIM Layer Thickness	T_{TIM}	160 \pm 20	μm

INSULATION PROPERTIES

Isolation Test Voltage, $t = 1$ s, 60 Hz	V_{is}	4800	V_{RMS}
Creepage Distance		12.7	mm
CTI		600	
Substrate Ceramic Material		HPS	
Substrate Ceramic Material Thickness		0.38	mm
Substrate Warpage (Note 2)	W	Max 0.18	mm

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.
2. Height difference between horizontal plane and substrate copper bottom.

RECOMMENDED OPERATING RANGES

Rating	Symbol	Min	Max	Unit
Module Operating Junction Temperature	T_J	-40	150	$^\circ\text{C}$

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
SiC MOSFET CHARACTERISTICS						
Zero Gate Voltage Drain Current	$V_{GS} = 0$ V, $V_{DS} = 1200$ V	I_{DSS}	-	-	300	μA
Drain–Source On Resistance	$V_{GS} = 18$ V, $I_D = 200$ A, $T_J = 25^\circ\text{C}$	$R_{DS(ON)}$	-	3.19	5	$\text{m}\Omega$
	$V_{GS} = 18$ V, $I_D = 200$ A, $T_J = 125^\circ\text{C}$		-	5.25	-	
	$V_{GS} = 18$ V, $I_D = 200$ A, $T_J = 150^\circ\text{C}$		-	5.88	-	
Gate–Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 160$ mA	$V_{GS(TH)}$	1.8	2.4	4.4	V
Gate Leakage Current	$V_{GS} = -10$ V / 20 V, $V_{DS} = 0$ V	I_{GSS}	-800	-	800	nA
Input Capacitance	$V_{DS} = 800$ V, $V_{GS} = 0$ V, $f = 100$ kHz	C_{ISS}	-	20889	-	pF
Reverse Transfer Capacitance		C_{RSS}	-	90	-	
Output Capacitance		C_{OSS}	-	1225	-	

NXH003P120M3F2PTHG

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted) (continued)

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
SiC MOSFET CHARACTERISTICS						
Total Gate Charge	$V_{DS} = 800\text{ V}, V_{GS} = -5/20\text{ V}, I_D = 200\text{ A}$	$Q_{G(TOTAL)}$	–	1195	–	nC
Gate–Source Charge		Q_{GS}	–	232	–	nC
Gate–Drain Charge		Q_{GD}	–	210	–	nC
Turn-on Delay Time	$T_J = 25^\circ\text{C}$ $V_{DS} = 600\text{ V}, I_D = 200\text{ A}$ $V_{GS} = -5\text{ V} / 18\text{ V}, R_G = 1\ \Omega$	$t_{d(on)}$	–	49	–	ns
Rise Time		t_r	–	17	–	
Turn-off Delay Time		$t_{d(off)}$	–	144	–	
Fall Time		t_f	–	16	–	
Turn-on Switching Loss per Pulse		E_{ON}	–	1.79	–	mJ
Turn-off Switching Loss per Pulse		E_{OFF}	–	1.13	–	
Turn-on Delay Time	$T_J = 150^\circ\text{C}$ $V_{DS} = 600\text{ V}, I_D = 200\text{ A}$ $V_{GS} = -5\text{ V} / 18\text{ V}, R_G = 1\ \Omega$	$t_{d(on)}$	–	48	–	ns
Rise Time		t_r	–	15	–	
Turn-off Delay Time		$t_{d(off)}$	–	154	–	
Fall Time		t_f	–	15	–	
Turn-on Switching Loss per Pulse		E_{ON}	–	1.94	–	mJ
Turn off Switching Loss per Pulse		E_{OFF}	–	1.12	–	
Diode Forward Voltage	$I_D = 200\text{ A}, T_J = 25^\circ\text{C}$	V_{SD}	–	4.8	7.5	V
	$I_D = 200\text{ A}, T_J = 125^\circ\text{C}$		–	4.5	–	
	$I_D = 200\text{ A}, T_J = 150^\circ\text{C}$		–	4.4	–	
Thermal Resistance – Chip-to–Case	M1, M2	R_{thJC}	–	0.097	–	$^\circ\text{C}/\text{W}$
Thermal Resistance – Chip-to–Heatsink	Thermal grease, Thickness = 2 Mil +2%, $A = 2.8\text{ W}/\text{mK}$	R_{thJH}	–	0.202	–	$^\circ\text{C}/\text{W}$

THERMISTOR CHARACTERISTICS

Nominal Resistance	$T_{NTC} = 25^\circ\text{C}$	R_{25}	–	5	–	k Ω
	$T_{NTC} = 100^\circ\text{C}$	R_{100}	–	493	–	Ω
	$T_{NTC} = 150^\circ\text{C}$	R_{150}	–	159.5	–	Ω
Deviation of R_{100}	$T_{NTC} = 100^\circ\text{C}$	$\Delta R/R$	–5	–	5	%
Power Dissipation – Recommended Limit	0.15 mA, Non-self-heating Effect	P_D	–	0.1	–	mW
Power Dissipation – Absolute Maximum	5 mA	P_D	–	34.2	–	mW
Power Dissipation Constant			–	1.4	–	mW/K
B–value	B (25/50), Tolerance $\pm 2\%$		–	3375	–	K
B–value	B (25/100), Tolerance $\pm 2\%$		–	3436	–	K

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

ORDERING INFORMATION

Orderable Part Number	Marking	Package	Shipping
NXH003P120M3F2PTHG	NXH003P120M3F2PTHG	F2HALFBR: Case 180BY Press-fit Pins with pre-applied thermal interface material (TIM) (Pb-Free / Halide Free)	20 Units / Blister Tray

NXH003P120M3F2PTHG

TYPICAL CHARACTERISTIC (M1/M2 SiC MOSFET CHARACTERISTIC)




Figure 2. MOSFET Typical Output Characteristic




Figure 3. MOSFET Typical Output Characteristic




Figure 4. MOSFET Typical Transfer Characteristic




Figure 5. Body Diode Forward Characteristic

NXH003P120M3F2PTHG

TYPICAL CHARACTERISTIC (M1/M2 SiC MOSFET CHARACTERISTIC)




Figure 6. Gate-to-Source Voltage vs. Total Charge




Figure 7. Capacitance vs. Drain-to-Source Voltage

NXH003P120M3F2PTHG

TYPICAL CHARACTERISTIC (M1/M1 SiC MOSFET SWITCHING CHARACTERISTIC)




Figure 8. Typical Switching Loss Eon vs. ID




Figure 9. Typical Switching Loss Eon vs. Rg




Figure 10. Typical Switching Loss Eoff vs. ID




Figure 11. Typical Switching Loss Eoff vs. Rg




Figure 12. Typical Switching Loss Tdon vs. ID




Figure 13. Typical Switching Loss Tdon vs. Rg

NXH003P120M3F2PTHG

TYPICAL CHARACTERISTIC (M1/M1 SiC MOSFET SWITCHING CHARACTERISTIC)




Figure 14. Typical Switching Loss Tdoff vs. ID




Figure 15. Typical Switching Loss Tdoff vs. Rg




Figure 16. Typical Switching Loss Tr vs. ID




Figure 17. Typical Switching Loss Tr vs. Rg




Figure 18. Typical Switching Loss Tf vs. ID




Figure 19. Typical Switching Loss Tf vs. Rg

TYPICAL CHARACTERISTIC
(M1/M1 SiC MOSFET SWITCHING CHARACTERISTIC)




Figure 20. di/dt ON vs. ID




Figure 21. di/dt ON vs. RG




Figure 22. di/dt OFF vs. ID




Figure 23. di/dt OFF vs. RG




Figure 24. dv/dt ON vs. ID




Figure 25. dv/dt ON vs. RG

NXH003P120M3F2PTHG

TYPICAL CHARACTERISTIC (M1/M1 SiC MOSFET SWITCHING CHARACTERISTIC)




Figure 26. dv/dt OFF vs. I_D




Figure 27. dv/dt OFF vs. R_G

NXH003P120M3F2PTHG

TYPICAL CHARACTERISTIC (M1/M1 SiC MOSFET CHARACTERISTIC)




Figure 28. MOSFET Junction-to-Case Transient Thermal Impedance

Table 1. FOSTER NETWORKS – M1, M2


Foster Element #	M1		M2	
	Rth (K/W)	Cth (Ws/K)	Rth (K/W)	Cth (Ws/K)
1	0.002119710	0.006269327	0.002085717	0.005919216
2	0.002237509	0.044417021	0.002262963	0.041549892
3	0.010754082	0.080568359	0.011217723	0.075947544
4	0.012973790	0.473570059	0.013624461	0.468022154
5	0.071830979	0.438172158	0.07157749	0.444577769

Table 2. CAUER NETWORKS – M1, M2

Cauer Element #	M1		M2	
	Rth (K/W)	Cth (Ws/K)	Rth (K/W)	Cth (Ws/K)
1	0.003228661	0.005029516	0.003176874	0.004749202
2	0.005914795	0.025033712	0.005878559	0.023599253
3	0.015486364	0.043255417	0.015761478	0.041433746
4	0.041123543	0.201827107	0.04214085	0.20355778
5	0.034162706	0.484541759	0.033810593	0.506186577


MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS



PIM36 56.70x42.50x12.00
CASE 180BY
ISSUE E



DATE 20 DEC 2023




NOTES:

1. CONTROLLING DIMENSION: MILLIMETERS
2. PIN POSITION TOLERANCE IS $\pm 0.4\text{mm}$
3. PRESS FIT PIN


DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	11.65	12.00	12.35
A1	16.10	16.50	16.90
A2	0.00	0.35	0.60
A3	12.95	13.35	13.75
b	1.15	1.20	1.25
b1	0.59	0.64	0.69
D	56.40	56.70	57.00
D1	4.40	4.50	4.60
D2	50.85	51.00	51.15
E	47.70	48.00	48.30
E1	42.35	42.50	42.65
E2	52.90	53.00	53.10
E3	62.30	62.80	63.30
E4	4.90	5.00	5.10
P	2.20	2.30	2.40



GENERIC MARKING DIAGRAM*



FRONTSIDE MARKING



BACKSIDE MARKING

XXXXX = Specific Device Code
AT = Assembly & Test Site Code
YYWW = Year and Work Week Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON19725H	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	PIM36 56.70x42.50x12.00	PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales