# 2.5 V/3.3 V Any Level Positive Input to -3.3 V/-5.5 V NECL Output Translator

# MC100EP91

#### Description

The MC100EP91 is a triple any level positive input to NECL output translator. The device accepts LVPECL, LVTTL, LVCMOS, HSTL, CML or LVDS signals, and translates them to differential NECL output signals (-3.0 V/-5.5 V).

To accomplish the level translation the EP91 requires three power rails. The V<sub>CC</sub> pins should be connected to the positive power supply, and the V<sub>EE</sub> pin should be connected to the negative power supply. The GND pins are connected to the system ground plane. Both V<sub>EE</sub> and V<sub>CC</sub> should be bypassed to ground via 0.01  $\mu$ F capacitors.

Under open input conditions, the  $\overline{D}$  input will be biased at  $V_{CC}/2$  and the D input will be pulled to GND. These conditions will force the Q outputs to a low state, and Q outputs to a high state, which will ensure stability.

The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and V<sub>CC</sub> via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V<sub>BB</sub> should be left open.


### Features


- Maximum Input Clock Frequency = > 2.0 GHz Typical
- Maximum Input Data Rate = > 2.0 Gb/s Typical
- 500 ps Typical Propagation Delay
- Operating Range:
  - $V_{CC}$  = 2.375 V to 3.8 V;  $V_{EE}$  = –3.0 V to –5.5 V; GND = 0 V
- Q Output will Default LOW with Inputs Open or at GND
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



# **ON Semiconductor®**

www.onsemi.com





WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or • = Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note <u>AND8002/D</u>.

#### **ORDERING INFORMATION**

Device	Package	Shipping†
MC100EP91DWG	SOIC-20 WB (Pb-Free)	38 Units / Tube
MC100EP91DWR2G	SOIC-20 WB (Pb-Free)	1000 Tape & Reel
MC100EP91MNG	QFN-24 (Pb-Free)	92 Units / Tube

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.





Figure 1. Logic Diagram

### Table 1. PIN DESCRIPTION

I	Pin			Default	
SOIC	QFN	Name	I/O	State	Description
1, 20	3, 4, 12	V <sub>CC</sub>	_	-	Positive Supply Voltage. All V <sub>CC</sub> Pins must be Externally Connected to Power Supply to Guarantee Proper Operation
10	15, 16	V <sub>EE</sub>	-	-	Negative Supply Voltage. All V <sub>EE</sub> Pins must be Externally Connected to Power Supply to Guarantee Proper Operation
14, 17	19, 20, 23, 24	GND	-	-	Ground
4, 7	7, 11	V <sub>BB</sub>	-	-	ECL Reference Voltage Output
2, 5, 8	5, 8, 13	D[0:2]	LVPECL, LVDS, LVTTL, LVCMOS, CML, HSTL Input	Low	Noninverted Differential Inputs [0:2]. Internal 75 k $\!\Omega$ to GND.
3, 6, 9	6, 9, 14	D[0:2]	LVPECL, LVDS, LVTTL,LVCMOS, CML, HSTL Input	High	Inverted Differential Inputs [0:2]. Internal 75 $k\Omega$ to GND and 75 $k\Omega$ to $V_{CC}.$ When Inputs are Left Open They Default to ( $V_{CC}$ – GND) / 2
19,16,13	2, 22, 18	Q[0:2]	NECL Output	-	Noninverted Differential Outputs [0:2]. Typically Terminated with 50 $\Omega$ to V_{TT} = V_{CC} – 2 V
18,15,12	1, 21, 17	Q[0:2]	NECL Output	-	Inverted Differential Outputs [0:2]. Typically Terminated with 50 $\Omega$ to V_{TT} = V_{CC} – 2 V
11	10	NC	-	-	No Connect. The NC Pin is NOT Electrically Connected to the Die and may Safely be Connected to Any Voltage from $V_{\rm EE}$ to $V_{\rm CC}$
N/A	-	EP	-		Exposed Pad (Note 1)

 The thermally conductive exposed pad on the package bottom (see case drawing) must be attached to a heat-sinking conduit and may only be electrically connected to V<sub>EE</sub> (not GND).



\*All V<sub>CC</sub>, V<sub>EE</sub> and GND pins must be externally connected to a power supply and the underside exposed pad must be attached to an adequate heat-sinking conduit to guarantee proper operation.

#### Table 2. ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor (R1)	75 kΩ
Internal Input Pullup Resistor (R2)	75 kΩ
ESD Protection Human Body Model Machine Model Charged Device Model	> 2 kV > 150 V > 2 kV
Moisture Sensitivity (Note 1)	Pb-Free Pkg
SOIC-20 WB QFN-24	Level 3 Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Transistor Count	446 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	•

1. For additional information, see Application Note AND8003/D.

#### **Table 3. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		3.8 to 0	V
$V_{EE}$	Negative Power Supply	GND = 0 V		-6	V
VI	Positive Input Voltage	GND = 0 V	$V_I \leq V_{CC}$	3.8 to 0	V
V <sub>OP</sub>	Operating Voltage	GND = 0 V	$V_{CC} - V_{EE}$	9.8	V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA
I <sub>BB</sub>	PECL V <sub>BB</sub> Sink/Source			±0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) JESD 51–3 (1S-Single Layer Test Board)	0 lfpm 500 lfpm	SOIC-20 WB SOIC-20 WB	90 60	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) JESD 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias	0 lfpm 500 lfpm	QFN-24 QFN-24	37 32	°C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-20 WB QFN-24	30 to 35 11	°C/W
T <sub>sol</sub>	Wave Solder (Pb-Free)			225	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## Table 4. DC CHARACTERISTICS POSITIVE INPUTS ( $V_{CC}$ = 2.5 V, $V_{EE}$ = -3.0 V to -5.5 V, GND = 0 V (Note 1))

		-40°C		25°C							
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CC</sub>	Positive Power Supply Current	10	14	20	10	14	20	10	14	20	mA
VIH	Input HIGH Voltage (Single-Ended)	1335		$V_{CC}$	1335		$V_{CC}$	1335		$V_{CC}$	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	GND		875	GND		875	GND		875	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 2)	0		2.5	0		2.5	0		2.5	V
I <sub>IH</sub>	Input HIGH Current (@ V <sub>IH</sub> )			150			150			150	μΑ
Ι <sub>ΙL</sub>	Input LOW Current (@ V <sub>IL</sub> ) D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

 $1. Input parameters vary 1:1 with V_{CC}. V_{CC} can vary +1.3 V / -0.125 V. \\ 2. V_{IHCMR} min varies 1:1 with GND. V_{IHCMR} max varies 1:1 with V_{CC}.$ 

			<b>−40°C</b>			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CC</sub>	Positive Power Supply Current	10	16	24	10	16	24	10	16	24	mA
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	2135		V <sub>CC</sub>	2135		V <sub>CC</sub>	2135		V <sub>CC</sub>	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	GND		1675	GND		1675	GND		1675	mV
$V_{BB}$	PECL Output Voltage Reference	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 2)	0		3.3	0		3.3	0		3.3	V
I <sub>IH</sub>	Input HIGH Current (@ V <sub>IH</sub> )			150			150			150	μA
IIL	Input LOW Current (@ V <sub>IL</sub> ) D D	0.5 -150			0.5 -150			0.5 -150			μΑ

## Table 5. DC CHARACTERISTICS POSITIVE INPUT ( $V_{CC}$ = 3.3 V; $V_{EE}$ = -3.0 V to -5.5 V; GND = 0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input parameters vary 1:1 with  $V_{CC}$ .  $V_{CC}$  can vary +0.5 / -0.925 V.

2.  $V_{IHCMR}$  min varies 1:1 with GND.  $V_{IHCMR}$  max varies 1:1 with V<sub>CC</sub>.

# Table 6. DC CHARACTERISTICS NECL OUTPUT (V<sub>CC</sub> = 2.375 V to 3.8 V; V<sub>EE</sub> = -3.0 V to -5.5 V; GND = 0 V (Note 1))

		<b>−40°C</b>		25°C							
Symbol	Characteristic	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Negative Power Supply Current	40	50	60	38	50	68	38	50	68	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)	-1945	-1770	-1600	-1945	-1770	-1600	-1945	-1770	-1600	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Output parameters vary 1:1 with GND.

2. All loading with 50  $\Omega$  resistor to GND – 2.0 V.

				<b>−40°C</b>			25°C					
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OUTPP</sub>	Output Voltage Amplitude (Figure 4) (Note 1)	$\begin{array}{l} f_{in} \leq 1.0 \text{ GHz} \\ f_{in} \leq 1.5 \text{ GHz} \\ f_{in} \leq 2.0 \text{ GHz} \end{array}$	575 525 300	800 750 600		600 525 250	800 750 550		550 400 150	800 750 500		mV
t <sub>PLH</sub> t <sub>PHL0</sub>	Propagation Delay D to Q	Differential Single-Ended	375 300	500 450	600 650	375 300	500 450	600 675	400 300	550 500	650 750	ps
t <sub>SKEW</sub>	Pulse Skew (Note 2) Output-to-Output (Note 3) Part-to-Part (Diff) (Note 3)			15 25 50	75 95 125		15 30 50	75 105 125		15 30 70	80 105 150	ps
t <sub>JITTER</sub>	RMS Random Clock Jitter (Note 4) Peak-to-Peak Data Dependant Jitter (Note 5)	$f_{in}$ = 2.0 GHz $f_{in}$ = 2.0 Gb/s		0.5 20	2.0		0.5 20	2.0		0.5 20	2.0	ps
V <sub>INPP</sub>	Input Voltage Swing (Differential Configuration) (Note 6)		200	800	1200	200	800	1200	200	800	1200	mV
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Times @ 50 MHz (20%-80%) Q, Q		75	150	250	75	150	250	75	150	275	ps

Table 7. AC CHARACTERISTICS ( $V_{CC}$  = 2.375 V to 3.8 V;  $V_{EE}$  = -3.0 V to -5.5 V; GND = 0 V)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.


1. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to GND – 2.0 V. Input edge rates 150 ps (20% – 80%).

Pulse Skew = |t<sub>PLH</sub> - t<sub>PHL</sub>|
Skews are valid across specified voltage range, part-to-part skew is for a given temperature.

4. RMS Jitter with 50% Duty Cycle Input Clock Signal.

5. Peak-to-Peak Jitter with input NRZ PRBS 231-1 at 2.0 Gb/s.

6. Input voltage swing is a Single-Ended measurement operating in differential mode. The device has a DC gain of ≈ 50.








Figure 5. AC Reference Measurement

### **Application Information**

All MC100EP91 inputs can accept LVPECL, LVTTL, LVCMOS, HSTL, CML, or LVDS signal levels. The limitations for differential input signal (LVDS, HSTL, LVPECL, or CML) are the minimum input swing of 150 mV




Figure 6. Standard LVPECL Interface




Figure 8. Standard HSTL Interface







Figure 10. Standard LVTTL Interface

and the maximum input swing of 3.0 V. Within these conditions, the input voltage can range from  $V_{CC}$  to GND. Examples interfaces are illustrated below in a 50  $\Omega$  environment (Z = 50  $\Omega$ ).







### Figure 9. Standard 50 $\Omega$ Load CML Interface




Figure 11. Standard LVCMOS Interface ( $\overline{D}$  will default to V<sub>CC</sub>/2 when left open. A reference voltage of V<sub>CC</sub>/2 should be applied to D input, if  $\overline{D}$  is interfaced to CMOS signals)





Figure 12. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices)

#### **Resource Reference of Application Notes**

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	_	Designing with PECL (ECL at +5.0 V)
AN1503/D	_	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	_	Metastability and the ECLinPS Family
AN1568/D	_	Interfacing Between LVDS and ECL
AN1672/D	_	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





DOCUMENT NUMBER:	98AON11783D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	I: QFN24, 4X4, 0.5P							
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically					

rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>