**ON Semiconductor** 

Is Now



Tc learn more about onsemi™, clease visit our website at <u>vww.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information product faures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and resonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application or mufacture of the part. Onsemi as Equa

## **Digital Servo Processor LSI** for Compact Disc Player with **RF** Amplifier




## **ON Semiconductor®**

www.onsemi.com

#### **Overview**

The LC78616PE integrates RF signal processor for CD-DA/R/RW, servo control, EFM signal processing, anti-shock processing and playback controller (Sequencer : 8bits CPU). It is possible to make CD player system using with micro controller, driver and SDRAM IC's with less components.



#### **Features**

- · RF signal processing for CD-DA/R/RW, servo control and EFM signal processing
- · Outputs CDDA, CDROM data
- · Maximum approximately 40 seconds shock protection by shock prooffunction with external 64M bits SDRAM
- · CD-TEXT decoded data are stored in external SDRAM
- · CD playback system is realized with simple macro commands by the external controller because of the internal Sequencer (8 bits - CPU).
- · Operating Voitage 3.3 V Typical
- Operating Temperature -40°C to +85°C PRESER
- Package : QIP100E(14×20) THISDE

# PQFP100 14x20 / QIP100E JRMATION

onser

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 27 of this data sheet.

#### **Detail of Functions** [CD-DSP functions]

## < Playback functions>

 Playback mode : CLV playback / Jitter free playback (VCEC)

• Playback speed : Normal speed, double speed, quadruple speed (CLV playback / Jitter free playback)

<RF processing block>

• RF system : AGC, CD-R and CD-R/W playback support, peak hold, bottom hold : TE signal generation, FE signal generation

• Error system

- Detection : Track count signal, Jitter, Defect (black, mirror)
- LASER power controller (APC)

• DC offset voltage cancellation

#### <Servo control block>

· All servo systems as tracking, focus, sled and spindle are implemented with digital processing.

• Automatic adjustment functions : focus gain, focus bias, focus offset, tracking gain, tracking offset and tracking balance FOR NEW DESIGN

## Shock detection / Interruption detection

#### <CD signal processing block>

· EFM signal synchronization detection, protection and interpolation

- Error detection, correction (C1 = double, C2 = quadruple/double)
- Jitter margin  $\pm 19$  frames

<CD-TEXT processing block>

- · Buffers CD-TEXT decoded data to the buffer memory.
- Starts buffering of CD-TEXT decoded data from desired ID3/ID4

#### <Shock proof processing block>

Shock proof processing using with external 16M-bit or 64M-bit Memory

Approximately 10sec. with 16Mbit or 40sec. with 64Mbit

## [CD data processing functions]

- <CDDA data processing block> Interpolation
- Mute function (-12 dB,
- Digital attenuator
- De-emphasis filter
- <CDROM data processing block> CLV playback
  - Fixed normal speed or double speed
  - Jitter free playback (VCEC) : Free speed within guadruple speed
    - \*CDROM Data is not buffering to SDRAM and output directly

## <Outputs format>

- Digital 3 lines output(L.CK, BCK, DATA)
- Supports various external audio data output format
- IS (48-1s), MSB First, Right-Justified, Left-Justified (32 fs / 48 fs), 16-bit data length Slave mode
- Output DATA synchronized to external Clock input (LRCK and BCK)
- D gital output (S/PDIF, only CLV playback mode)

## [Internal Microcontroller functions]

- <Sequencer control>
  - · CD playback control
  - Servo control, CD-TEXT processing, Digital data output control, etc.

## Communication control between main controller>

- The SIO interface using CE, CL, DI, DO and BUSYB pins is available as communication format.
- · External main controller can control this IC directly such as "stop oscillation" or "restart oscillation" or so on at the internal register open mode (REG READY high condition).
- Even while the oscillation is stopped, some of general port can be controlled by host controller.

#### <Peripheral interface block>

· GPIO port 8 ports maximum (Shared with other functions.)

<Program memory block>

· Mask-ROM type

- ROM Correct function is built in for the partial change of the program and Host controller can use this.
- <Others>
  - · Watch Dog Timer
    - Notifies to outside from a pin or resets internally.
  - Power management (Two kinds of sleep mode)
    - (1) Only the clock for CPU core is operating and clocks for other blocks are stopping.
    - (2) All clocks are stopping.

## [Others]

<Internal power supply>

1.5 V regulator for internal blocks

#### **Specifications** Absolute Maximum Ratings at Ta = 25°C, DV<sub>SS</sub> = AV<sub>SS</sub> = XV<sub>SS</sub> = VV<sub>SS</sub>1 = 0 V

<b>3 3 3 3 3 3 3 3 3 3</b>								
Parameter	Symbol	Conditions	Ratings	Unit				
Maximum supply voltage	V <sub>DD</sub> max	DVDD, AVDD, XVDD, VVDD1	-0.3 to +3.95					
Input voltage 1	V <sub>IN</sub> 1		-0.3 to DV <sub>DD</sub> +0.3	V				
Output voltage	V <sub>OUT</sub>		-0.3 to DV <sub>DD</sub> $+0.3$					
Allowable power dissipation	Pd max	Ta $\leq$ 85°C Mounted reference PCB(*)	300	mW				
Operating temperature	Topr		-40 to +85					
Storage temperature	Tstg		-40 to +125	°C				

(\*) Reference PCB : 114.3 mm × 76.1 mm × 1.6 mm, glass epoxy resin

<Notes>

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. <u>F</u>S

# Allowable Operating Ranges at Ta = -40 to $85^{\circ}$ C, DV<sub>SS</sub> = AV<sub>SS</sub> = XV<sub>SS</sub> = VV<sub>SS</sub>1 = 0.

Parameter	Symbol	Pin Names	Туре	Conditions	MIN	ТҮР	MAX	Unit
Supply voltage	V <sub>DD</sub>	DVDD, AVDD, XVDD, VVDD1			3.00		3.60	
High-level input voltage	VIH	XIN,RESB, MODE, MODE? CE, CL, DI, CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09, CONT10, DO, SDDAT00 to 15 SDADK 11, SDADRS12	Schmitt	DED	2.00	ent	VDD	V
Low-level-input voltage	VIL.	XIN, ESB, TEST, MODE3, CF CL, DI CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09, CONF10, DO, SE DA100 to 15, CDADRS11, SDADRS12	Schmitt	04	0.00		0.80	
Crystal Osciliator Frequency	FX	XIN XOUT	Oscillator circuit			16.9344		MHz
External clock Input	EXCK	XIN	Schmitt			16.9344	18.0	MHz

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability

Parameter	Symbol	Pin Names	Туре	Conditions	MIN	TYP	MAX	Unit
Current drain	I <sub>DD</sub> 1	DVDD, AVDD, XVDD, VVDD1				40	60	mA
High-level input current	IIH	RESB, MODE, MODE3, CE, CL, DI, CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09, CONT10, DO, SDDAT00 to 15, SDADRS11, SDADRS12	Schmitt	V <sub>IN</sub> = V <sub>DD</sub> Built-in Pull-down Resistor OFF			10.00	μΑ
Low-level input current	IIL	RESB, TEST, MODE3, CE, CL, DI, CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09, CONT10, SDDAT00 to 15, SDADRS11, SDADRS12	Schmitt	V <sub>IN</sub> = 0.0V Built-in Pull-down Resistor OFF	-10.00			
High-level output voltage	V <sub>OH</sub> (1)	DO, BUSYB, CONT00, CONT01, CONT02, CONT03, CONT05, CONT08, CONT09, CONT10, SDDAT00 to SDDAT15, SDADRS00 to SDADRS12, SDBA, SDCKE, SDCSB, SDRASB, SDCASB, SDWEB, SDDQM	CMOS	IOH = -2 mA	VD1) -0.6	NEV	DE	SIC
	$V_{OH}(2)$	CL, DI, CONT04, SDCLK	CMOS	IOH = -4 mA	G	6	Ú,	v
Low-level output voltage	V <sub>OL</sub> (1)	DO, BUSYB, CONT00, CONTC CON 2, CONT03, CONT05 CONT08 CON 9, CONT10, SDDAT to SDL T15 SDDAT to SDL AT15 SDBA, SDCK1 SDCSB SDRASB, SDCA B, SDWEB, SDDQM CL, DI, CONT04, SDCLK	CMOS CMOS	IOL = 2 mA IOL = 4 mA	FOR	MA	0.40	v
Output	$I_{OFF}(1)$	PDOUT), PDOUT1	12	Hi-Z Out	-10.00		10.00	
off-leakage current	1 <sub>OF</sub> (2)	DO ASSATA	-	Hi-Z Out	-10.00		10.00	μA
Built-in Pull-dcwn resistor	RPD	CE, CONT00, CONT01, CONT02, CONT03 CONT04, CONT05, CONT03, CONT09, CONT10, SDDAT00 to SDDAT15, SDADRS11,SDADRS12			50	100	200	kΩ
Charge pump	IPDOH	PDOUT1, PDOUT0		PCKIST = 100 kΩ	35	50	65	
output current	IPDOL	PDOUT1, PDOUT0		Current value Setting : 1x	-65	-50	-35	μΑ

(Notes)


• Connect and use the pull-up or the pull-down resister with the outside when you use serial communications because the terminal DO is 3- State output (initial state).

• The DO, BUSYB, CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09 and CONT10 pins can be used as the N channel open drain pins. When used as the N channel open drain pin, external pull-up resistor must be connected to those pins.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Package Dimensions unit : mm


PQFP100 14x20 / QIP100E CASE 122BV ISSUE A



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present.

## PIN Assignment



## LC78616PE

## **Pin Description**

Pin No.	Pin name	I/O	State when "Reset"	Function
1	AVDD	_	_	Analog system power supply
2	FDO	AO	AVDD/2	Focus control signal output
3	TDO	AO	AVDD/2	Tracking control signal output
4	SLDO	AO	AVDD/2	Sled control signal output
5	SPDO	AO	AVDD/2	Spindle control signal output
6	VVSS1	-		EFMPLL ground. This pin must be connected to the 0V level.
7	PDOUT1	AO	Undefined	EFMPLL charge pump output 1
8	PDOUT0	AO	Undefined	EFMPLL charge pump output 0
9	PCKIST	AI	Input	EFMPLL charge pump current setting resistor connection pin
9	VVDD1		mput	EFMPLL power supply
-		— I		
11	MODE	1	Input	LSI mode set pin. This pin must be connected to the DVDD level. Host I/F
12	CE	Ι	Input	Enable signal input for serial communication This pin must be connected to the 0V level in IIC communication mode.
13	CL	I/O	Input	Host I/F Data transfer clock input for serial communication Data transfer clock input for IIC communication (N-ch. open drain)
14	DI	I/O	Input	Host I/F Data input for serial communication Data input/output for IIC communication (N-ch. open cirain)
15	DO	I/O	Input	Host I/F Data output for serial communication This pin must be pulled down to the 0V level or be pulled up to the DVDD level IIC communication mode.
16	RESB	Ι	Input	IC reset input (Low active) This pin must be set low once after power is first applied.
17	TEST	Ι	Input	Test input. This pin must be connected to the 0V level
10				Host I/F
18	BUSYB	0	Low	BUSYB output(Hign : Con munication available)
				General purpose I/O port with pull down resistor
				Digital audio output <s pdif=""></s>
19	CONT04	I/O	Input	FS384 clock output for Audio DAC
				Clock input/out out for CDTEXT interface (exclusive with CONT01 and CONT09
				Watch Deg Timer state monitor output
20	CONT05	I/O	Input	General purpose I/O port with pull down resistor
				Serial data output for CDTEXT interface
		, G	` cX	General purpose I/O port with pull down resistor Digital a idio output <s pdif=""></s>
		210		F S <sup>2</sup> <sup>2</sup> 4 clock output for Audio DAC
21	CONT03	1/O	Input	SBCK clock input for CD subcode data
			- mp a	Data request signal input for CDTEXT interface (exclusive with CONT00 and
		X	24	CONT08)
				Watch Dog Timer state monitor output
. 0	h			General purpose I/O port with pull down resistor
22	CONT02	1/O	Input	Data output for Digital Audio interface
22	00002	1/0	input	PW data output in CD subcode
				Serial data output for CDTEXT interface
				General purpose I/O port with pull down resistor
22	CONTOI	L/O	Turnet	Bit clock output for CD data
23	CONT01	I/O	Input	Bit clock input for CD data (exclusive with CONT09) Frame synchronization signal (SFSY) output for CD subcode
				Clock input/output for CDTEXT interface (exclusive with CONT04 and CONT09
				General purpose I/O port
				LR clock output for CD data
24	CONT00	I/O	Input	LR clock input for CD data (exclusive with CONT08) Block synchronization signal (SBSY) output for CD subcode
			_	Data request signal input for CDTEXT interface (exclusive with CONT03 and
		1		1 - 0 - r
				CONT08)

No.	Pin name	I/O	State when "Reset"	Function
26	DVDD	-	-	Digital system power supply
27	DVSS	_	-	Digital system ground. This pin must be connected to the 0V level.
28	DVDD15	AO	High	Capacitor connection pin for internal regulator
29	SDDAT14	I/O	Input(Low)	SDRAM data 14
30	SDDAT13	I/O	Input(Low)	SDRAM data 13
31	DVDD	_		Digital system power supply
32	DVSS	_		Digital system ground. This pin must be connected to the 0V level.
33	SDDAT12	I/O	Input(Low)	SDRAM data 12
33	SDDAT12 SDDAT11		· · ·	SDRAM data 12
		I/O	Input(Low)	
35	SDDAT10	I/O	A \ /	SDRAM data 10
36	SDDAT09	I/O	Input(Low)	SDRAM data 9
37	SDDAT08	I/O	Input(Low)	SDRAM data 8
38	SDCLK	0	Low	SDRAM system clock output
39	SDCKE	0	Low	SDRAM clock enable output
40	SDADRS09	0	Low	SDRAM address output 9
41	SDADRS08	0	Low	SDRAM address output 8
42	SDADRS07	0	Low	SDRAM address output 7
43	SDADRS06	0	Low	SDRAM address output 6
44	SDADRS05	0	Low	SDRAM address output 5
45	SDADRS03	0	Low	SDRAM address output 5
46	SDADRS03	0	Low	SDRAM address output 3
47	SDADRS02	0	Low	SDRAM address output 2
48	SDADRS01	0	Low	SDRAM address output 1
49	SDADRS00	0	Low	SDRAM address output 0
50	SDADRS10	0	Low	SDPAM address output 10
51	MODE3	Ι	Input	LSI mode set pin
52	SDBA	0	Low	SDRAM Bank select Address output Connect SDRAM-BANK pin when 16Mbit SDRAM using Connect SDRAM-BANK1 pin when 64Muit SDRAM using
53	SDCSB	0	Low	SDRAM Chip Select cutput
54	SDRASB	0	Low	SDRAM Row Ad ress Strobe ou put
55	SDCASB		Low	SDRAM Column Address Strebe output
56	SDWEB		Low	SDRAM Write Enable output
50			<u> </u>	SDFAM Data Mas', Control output
57	SDDQM		Low	Common both for 16M/64Mbit-SDRAM : Connect this pin both to SDRAM-DQMH(UDQM) and DQML(LDQM) pins
58	SDDAT07	I/O	Input(Lov)	SDRAM data 7
59	SDDAT06	1/O	input(Low)	SDRAM data 6
60	SDDAT05	I/O		SDRAM data 5
61	DVDD15	AC	High	Capacitor connection pin for internal regulator
62	DVSS	-		Digital system ground. This pin must be connected to the 0V level.
			_	Digital system power supply
	סמעם			
63	DVDD SDDAT04	-	Input(Low)	
63 64	SDDAT04		Input(Low)	SDRAM data 4
63 54 65	SDDAT04 SDDAT03	I/O	Input(Low)	SDRAM data 4 SDRAM data 3
63 54 65 66	SDDAT04 SDDAT03 SDDAT02	I/O I/O	Input(Low) Input(Low)	SDRAM data 4 SDRAM data 3 SDRAM data 2
63 54 65 66 67	SDDAT04 SDDAT03 SDDAT02 SDDAT01	I/O I/O I/O	Input(Low) Input(Low) Input(Low)	SDRAM data 4 SDRAM data 3 SDRAM data 2 SDRAM data 1
63 54 65 66	SDDAT04 SDDAT03 SDDAT02	I/O I/O	Input(Low) Input(Low)	SDRAM data 4 SDRAM data 3 SDRAM data 2 SDRAM data 1 SDRAM data 0
63 54 65 66 67	SDDAT04 SDDAT03 SDDAT02 SDDAT01	I/O I/O I/O	Input(Low) Input(Low) Input(Low)	SDRAM data 4 SDRAM data 3 SDRAM data 2 SDRAM data 1
63 54 65 66 67 68	SDDAT04 SDDAT03 SDDAT02 SDDAT01 SDDAT00	I/O I/O I/O I/O	Input(Low) Input(Low) Input(Low) Input(Low)	SDRAM data 4 SDRAM data 3 SDRAM data 3 SDRAM data 2 SDRAM data 1 SDRAM data 0 Connect to SDRAM ADRS11 pin when using 64M bit SDRAM. SDRAM address output 11 CONT06 is available when using 16M bit SDRAM. General purpose I/O port with pull down resistor Connect to SDRAM BANK0 pin when using 64M bit SDRAM. SDRAM address output 12 CONT07 is available when using 16M bit SDRAM.
63 54 65 66 67 68 69	SDDAT04 SDDAT03 SDDAT02 SDDAT01 SDDAT00 SDADRS11 SDADRS12	I/O I/O I/O I/O	Input(Low) Input(Low) Input(Low) Input(Low) Input(Low)	SDRAM data 4 SDRAM data 3 SDRAM data 3 SDRAM data 2 SDRAM data 1 SDRAM data 0 Connect to SDRAM ADRS11 pin when using 64M bit SDRAM. SDRAM address output 11 CONT06 is available when using 16M bit SDRAM. General purpose I/O port with pull down resistor Connect to SDRAM BANK0 pin when using 64M bit SDRAM. SDRAM address output 12 CONT07 is available when using 16M bit SDRAM. General purpose I/O port with pull down resistor
63           64           65           66           67           68           69           70           71	SDDAT04 SDDAT03 SDDAT02 SDDAT01 SDDAT00 SDADRS11 SDADRS12 XVSS	I/O I/O I/O I/O I/O	Input(Low) Input(Low) Input(Low) Input(Low) Input(Low)	SDRAM data 4 SDRAM data 3 SDRAM data 3 SDRAM data 2 SDRAM data 1 SDRAM data 1 SDRAM data 0 Connect to SDRAM ADRS11 pin when using 64M bit SDRAM. SDRAM address output 11 CONT06 is available when using 16M bit SDRAM. General purpose I/O port with pull down resistor Connect to SDRAM BANK0 pin when using 64M bit SDRAM. SDRAM address output 12 CONT07 is available when using 16M bit SDRAM. General purpose I/O port with pull down resistor Oscillator ground. This pin must be connected to the 0V level.
63           64           65           66           67           68           69           70           71           72	SDDAT04 SDDAT03 SDDAT02 SDDAT01 SDDAT00 SDADRS11 SDADRS12 XVSS XOUT	I/O I/O I/O I/O I/O I/O	Input(Low) Input(Low) Input(Low) Input(Low) Input(Low) Input(Low) Oscillation	SDRAM data 4 SDRAM data 3 SDRAM data 3 SDRAM data 2 SDRAM data 1 SDRAM data 0 Connect to SDRAM ADRS11 pin when using 64M bit SDRAM. SDRAM address output 11 CONT06 is available when using 16M bit SDRAM. General purpose I/O port with pull down resistor Connect to SDRAM BANK0 pin when using 64M bit SDRAM. SDRAM address output 12 CONT07 is available when using 16M bit SDRAM. General purpose I/O port with pull down resistor Contor is available when using 16M bit SDRAM. SDRAM address output 12 CONT07 is available when using 16M bit SDRAM. General purpose I/O port with pull down resistor Oscillator ground. This pin must be connected to the 0V level. 16.9344MHz oscillator connection
63           64           65           66           67           68           69           70           71	SDDAT04 SDDAT03 SDDAT02 SDDAT01 SDDAT00 SDADRS11 SDADRS12 XVSS	I/O I/O I/O I/O I/O	Input(Low) Input(Low) Input(Low) Input(Low) Input(Low)	SDRAM data 4 SDRAM data 3 SDRAM data 3 SDRAM data 2 SDRAM data 1 SDRAM data 1 SDRAM data 0 Connect to SDRAM ADRS11 pin when using 64M bit SDRAM. SDRAM address output 11 CONT06 is available when using 16M bit SDRAM. General purpose I/O port with pull down resistor Connect to SDRAM BANK0 pin when using 64M bit SDRAM. SDRAM address output 12 CONT07 is available when using 16M bit SDRAM. General purpose I/O port with pull down resistor Oscillator ground. This pin must be connected to the 0V level.

Pin No.	Pin name	I/O	State when "Reset"	Function
76	CONT08	I/O	Input	General purpose I/O port with LR clock output for CD data LR clock input for CD data (exclusive with CONT00) Data request signal input for CDTEXT interface (exclusive with CONT00 and CONT03)
77	CONT09	I/O	Input	General purpose I/O port with pull down resistor Bit clock output for CD data Bit clock input for CD data (exclusive with CONT01) Clock input/output for CDTEXT interface (exclusive with CONT01 and CONT04)
78	CONT10	I/O	Input	General purpose I/O port with pull down resistor Data output for Digital Audio interface Digital audio output <s pdif=""> Serial data output for CDTEXT interface Watch Dog Timer state monitor output</s>
79	DVSS	-	_	Digital system ground. This pin must be connected to the 0V level.
80	SLCO	AO	Undefined	Slice Level Control output
81	EFMIN	AI	Input	RF signal input
82	RFOUT	AO	Undefined	RF signal output
83	LPF	AO	Undefined	RF signal DC level detection low-pass filter capacitor connection
84	PHLPF	AO	Undefined	Defect detection low-pass filter capacitor connection
85	AIN	AI	Input	A signal input
86	CIN	AI	Input	C signal input
87	BIN	AI	Input	B signal input
88	DIN	AI	Input	D signal input
89	SLCISET	AI	Input	SLCO output current setting resistor connection
90	RFMON	AO	Undefined	IC internal analog signal monitor
91	VREF	AO	AVDD/2	Reference voltage output for RF
92	JITTC	AO	Undefined	Titter detection capacitor connection
93	EIN	AI	Input	E signal input
94	FIN	AI	Input	F signal input
95	NC	-	_	NC V in (Open)
96	TE	AO	Undefined	TE signal output
97	TEIN	IA	Input	TE signal input used for TFS signal generation
98	LDD	AO	Undefined	Laser power control signal output
99	LDS	AI	Input	Laser power detection signal input
100	AVSS		()	Analog system ground. This pin must be connected to the 0V level.

<Notes>

(1) For Unused pins :

• The unused input pins must be connected to the GND(0V) level if there is no individual note in the above table.

AZ,

• The unused output pins must be left open(No connection) if there is no individual note in the above table.

• The unused input/output pins must be connected to the GND(0V) or power supply pin for I/O block with internal pull down/up resistor OFF or be left open with internal pull down/up resistor ON when input pin mode or must be left open(No connection) when output pin mode if mere is no individual note in the above table.

When you connect a 1/O pin which is an input pin without internal pull-down/up resistor at reset mode to the GND or power supply level, we recommend you to use pull-down resistor or pull-up resistor individually as fail-safe.

(2) For Power supply pins :


· Same voltage level must be supplied to DVDD, AVDD, XVDD and VVDD1 power supply pins.

(3) For "Reset" condition :

• This IC is not reset only by making the RESB pin "Low".

Refer to "4. Power on and Reset control" for detail of "Reset" condition.

## **Block Diagram**




#### **Power on and Reset control**

#### Attention when power on

The RESB pin must be set to "Low" level when power is first supplied. At that time, it is necessary to input a stable clock to the XIN pin.

You may input the voltage of VDD or less to each input terminal when the power supply is off.



\*1 : The oscillation must be stable during tRESW2

THIS DEVICE PLEASE


-pecification o ...tator becomes sta When the XIN clock has been stopped by the command etc., the specification of uRESW2 could be larger than the value shown above, because it takes time that the XIN oscillator becomes stable.

## Host Interface


The four wires serial interface is available as the data transmission protocol between this LSI and Host controller. It is able to know whether the internal sequencer could receive the command or not by the BUSYB pin.


BUSYB	Command Acceptance situation
Low	All address command access disable
High	All address command access disable except A0h to A7h addresses BUSYB becomes Low if the A5h address command is transmitted. All address command except A0h to A7h addresses will be ignored.

By setting REG\_READY command to High, internal register open mode is available. In this mode, Host controller can access to the all address command (internal sequencer can't control the CDDSP block). When the A5h address command is transmitted, REG\_READY command and BUSYB pin is set to Low, and internal register open mode become finish.



• Command Transfer Timing 2 : (Internal register open mode: EUSYB = "H")






 $\frown$ 

N

JF

• Command Receive Timing 1 : (Normal mode : BUSYB = "H" )

\*1. High level must be supplied to the DI pin during Read Access Cycle.



• Command Receive Timing 2 : (Internal register open mode: BUSYB = "H")

\*1. High level must be supplied to the DI pin during Read Access Cycle.

$\sim V^{\cdot}$	Parameter	Symbol	Pin Names	Min	Тур	Max	Unit
Setup t	time for READY	Trsu	CE, BUSYB	60			
Setu	p time for CE	Tcsu	CE, CL	400			
Hol	d time for CE	Tchd	CE, CL	200			
Setu	ip time for DI	Twsu	DI, CL	100			
Hol	d time for DI	Twhd	DI, CL	100			
High leve	el clock pulse width	Twh	CL	200			ns
Low leve	l clock pulse width	Twl	CL	200			115
Access	time for read data	Trac	CL, DO	0		100	
Hold t	me for read data	Trhd	CL, DO	120			
Turn (	On Time for DO	Ton	CE, DO	150			
Turn (	Off Time for DO	Toff	CE, DO	0		300	
Comm	and transfer time	Tce	CE	1			μs
Turn Off	Time for READY	Trdyoff	CE, BUSYB	0		200	ns
Turn On T	ime for READY(*1)	Trdyon	CE, BUSYB	0.175		50000	μs

\*1. Never communicate in this period.

## CD data output function

Two modes can be available for CD data output.

(1) Normal mode

In this mode, output signals are LRCK, BCK and DATA. CLV or Jitter-Free(VCEC) playback is supported. When CDDA playback, depending on the specification of Audio DAC, FS384 clock output is also available .

(2) Slave mode

In this mode, output signal is DATA, and input signals are LRCK, BCK. The DATA output is synchronized to input clocks (LRCK, BCK).

It is enable to output CD data synchronized to Audio DAC without connecting FS384clock. This mode is only available for CD normal playback, and LRCK frequency must be 44.1 kHz.

## 1. Normal mode

Available format

Mode: IIS, MSB First Right-Justified, MSB First Left-JustifiedSlot Length: 32 fs, 48 fsData Length: 16-bit

#### • Used Pin


: CONT00, CONT08
: CONT01, CONT09
: CONT02, CONT10

#### • Note

When CDDA Playback, FS384 can be optionally output from CONT04 or CONT05. The signal input from XIN pin is output as FS384 signal.

NEW DESIGN

#### · CD Data output timing



	Parameter	Symbol	Pin Names	Min	Тур	Max	unit
	Bit clock Frequency	fABCKO	BCKO			10.5	MHz
1	Bit clock "H" level with	tABKOH	BCKO	47.5			ns
$\sim$	Bit clock "L" level width	tABKOL	BCKO	47.5			ns
	Setup time for LRCK (based on BCK negedge)	tBLP	BCKO, LRCKO	0		15	ns
	Hold time for LRCK (based on BCK negedge)	tBLA	BCKO, LRCKO	0		15	ns
	Setup time for DATA output	tBDS	BCKO, DATAO	30			ns
	Hold time for DATA output	tBDH	BCKO, DATAO	30			ns

\* In case of quadruple speed playback, and setting the output format as 48fs slot length.

#### 2. Slave mode

In this mode, LRCK (Fs = 44.1 kHz) and BCK are input from external device, and output data is synchronized with input clocks. So, it is possible to play CDDA without FS384 or SRC (Sampling Rate Converter).


• Available format

Mode: IIS, MSB First Right-Justified, MSB First Left-JustifiedSlot Length: 32 fs, 48 fs, 64 fsData Length: 16-bit

• Used Pin

LRCKI	: CONT00, CONT08
BCKI	: CONT01, CONT09
DATAO	: CONT02, CONT10

• Slave mode data timing



						<u>N - </u>
Parameter	Symbol	Pin Names	Min	Тур	Max	unit
LRCK frequency	<b>fLRC</b> KI	LRCKI		44.1	48.5	kHz
LRCK "H" level width	tLRIH	LRCKI	10.3	11.34		μs
LRCK "L" level width	tLRIL	LRCKI	10.3	11.34		μs
Bit clock frequency	fABCKI	ВСКІ		2.1168 *1	3.10	MHz
Bit clock "H' level width	tABKIH	RCKI	160	236.2 *1		ns
Bit clock "L" level width	tABKIL	ВСКІ	160	236.2 *1		ns
Setup time for LRCK input	tBRIS	LRCKI, BCKI	50			ns
Hola time for LRCK input	tBLIE	LRCKI, BCKI	50			ns
Setup time for DATA output	tDOS	DATAO, BCKI	50			ns
Hold time for DATA curput	tDOH	DATAO, BCKI	50			ns

\*1: In case of setting the output format as 48 fs slot length.

#### **CD Subcode Data Output function**

It is possible to output the subcode data (PW data) according to the terminal setting when CD playback mode. The PW data are output at the rising edge of SBCK signal when the SBCK clock signal is input.


<Note>

The CD-TEXT function and the CD Subcode data output function are exclusive functions. It is impossible to use those two functions simultaneously.

• Used pins

SBSY (Subcode Block Synchronous signal)	: CONT00
SFSY (Subcode Frame Synchronous signal)	: CONT01
PW (Subcode PW data)	: CONT02
SBCK (Subcode data read clock)	: CONT03

· Subcode Data Output timing



<Notes>

\*1. When playback the CD at the normal speed (CLV playback).

This value changes depending on the playback speed.

\*2. When playback the CD at the normal speed (CLV playback). The SBSY signal becomes high level during the first two subcoding symbols (S0 and S1) are asserted.

#### **CDTEXT** data output function

CDTEXT data are decoded and buffered to external SDRAM.

- There are two methods to output CDTEXT data from theSDRAM.
- (1) Command Communication output mode
  - Outputs the CDTEXT data using the command communication protocol between this IC and external host controller.
- (2) Hand shake output mode using with hardware interface function


A. Inputs data request signal and transfer clock then outputs CDTEXT data The CDTEXT data(CTDATO) will be output synchronizing with the CTCKI clock when the CTCKI clock is input after the CDTEXT data request signal is input(CTREQI = "H").

B. Inputs data request signal then outputs transfer clock and CDTEXT data The CTCKO and CTDATO synchronized with CTCKO will be output after the CDTEXT data request signal is input (CTREQI = "H").

In both operation modes (1) and (2), the data transfer unit bit length is 2 Bytes (16 bits).

DESIGN \* The CDTEXT function and CD subcode data output function are exclusive each other, and then those functions can not be used simultaneously.

· CDTEXT data output Timing 1 : CTCK input mode



CTCKI clock input start time	tCTCKIN	CTREQI, CTCKI	1000		ns
CTCKI clock "H" level width	tCTCKH	CTCKI	400		ns
CTCKI clock "L" level width	tCTCKL	CTCKI	400		ns
CTDATO output Delay time	tCTDODL1	CTCKI, CTDATO		250	ns

Note : The above figure shows the case of mode A that the clock starts low level (CTCKI = "L").

The timings are same when the clock starts high level (CTCKI = "H").

tCTOFF CTREQI (Input) tCTCOH tCTCOL tCTOAT 1/fSCO СТСКО (Output) CTDATO (Output) tCTDOD

· CDTEXT data output Timing 2 : CTCK output mod

<Supplement>

The CTCKO will be output starting with the high level then the CTDATO will be output synchronized with the falling edge of the CTCKO clock.


	falling edge of the CTCKO clock. The host controller should latch the CTDATO data at the rising edge of the CTCKO clock.							
	* The relationship betwee CTREQI : CONT CTCKO : CONT		pove timing cha DNT08 DNT09				NE	1014
	Parameter	Symbol	Pin Names	Min	Tvp	Max	unit	
	CTCKO clock Frequency	fSCO	СТСКО	1.05	10	4,2	MHz	
	CDTEXT data output start time	tCTOAT	CTREQI, CTCKO		.08	(1/fSCO) ×32	ns	
	CDTEXT data output stop time	tCTOFF	CTREQI, CTCKO	JE.		(1/fSCO) ×32	ns	
	CTCKO clock "H" level width	tCTCOH	СТСКО	400		100	ns	
	CICKO crock "L" level width	ICTCOL	стско	400		100	ns	
	CTLATO output Delay time	tCTDODL2	CTDATO, CTCKO	0		50	ns	
X	<i>i. i</i>	*						

#### **Internal Voltage Regulator**

at Ta = -40°C to 85°C, DVSS = AVSS = XVSS = VVSS1 = 0 V

	1					
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Output Voltage	DVDD15	$V_{DD}$ = 3.0 to 3.6 V	1.35	1.50	1.65	V
Load current	Iope	$V_{DD} = 3.3 V$			50	mA

· Example circuit for Regulator



\* Same circuit need to be mounted both for two regulator pins. (No.28 and No.61)

\* C1 is the capacitor to avoid oscillation. This capacitor value must be low ESR and greater than 30  $\mu$ F in the range of the operating temperature. NEW DESIGN Because there is a possibility of the oscillation when the capacity value changes by the temperature change etc.

(The recommended value is  $100 \,\mu\text{F}$ .)


#### A/D, D/A converter Characteristics for servo

at Ta =  $-40^{\circ}$ C to  $85^{\circ}$ C, V<sub>DD</sub> = 3.3 V, DV<sub>SS</sub> = AV<sub>SS</sub> = XV<sub>SS</sub> = VV<sub>SS</sub>1 = 0

Parameter	Symbol	Min	Тур	Max	Unit	
Resolution	Res		8		bit	<i>n</i>
Maximum input/output range	Vaio1		$4/5 \times V_{DD}$	$\sim$	V	
Minimum input/output range	Vaio2		$1/5 \times V_{DD}$		V	n D' '
llator xample circuit for Osciliator	0	CON	MEN	RINF	SRI	11,

#### Oscillator

· Example circuit for Oscillator



## XIN/XOUT : 16.9344 MHz

- · For System clock of internal micro controller, CD control and Audio control
- · Recommended Oscillators

Murata Manufacturing Co., Ltd.

SMD	: CSTCE16M9V53-R0	<built-in c=""></built-in>
	: CSTCW16M9X51008-R0	<built-in c=""></built-in>
Lead	: CSTLS16M9X53-B0	<built-in c=""></built-in>

<Notes>

· Because the characteristics of oscillator could be changed according to the circuit board, ask evaluation with the individual original circuit board to the oscillator maker.

· Concerning about internal circuit for XIN/XOUT, refer to the "Analog Pin Internal Equivalent Circuits" section.

The XIN pin can also be supplied from an external clock instead of connecting the oscillator. In this case, XOUT pin must be left open.

64M-bit

## **SDRAM Interface**

(1) Required specification for external SDRAM

Memory size	: 16M-bit or
Data width	: 16-bit
CAS latency	: 2
Burst length	: Full

(2) Interface pins to external SDRAM

Pin Name	Function at 16M-bit-SDRAM	Function at 64Mbit-SDRAM	Signal name in timing chart (Page21,22)
SDDAT15 to SDDAT00	Data Input/Output (16-bit)	Data Input/Output (16-bit)	DDAT[15:0] DDAT[15:0]
SDADRS10 to SDADRS00	Address Output (11-bit)	Address Output (11-bit)	DADD[10:0] DADD[10:0]
SDADRS11	Not used *1	Address(A11) Output	DADD[11]
SDADRS12	Not used *2	Address(A12) or Bank0 Output	- DA.DD[12]
SDBA	Bank Output	Bank or Bank <sup>1</sup> Output	DADD[11] DADD[13]
SDDQM	DQMH/DQML (UDQM/LDQM) Output *3	DQMH/DOML (UDQM/DQM) Output	SDDQM SDDQM
SDCSB	CSB Output	CSB Output	SDCSB SDCSB
SDRASB	RASB Output	RASB Output	SDRASB SDRASB
SDCASB	CASB Output	CASB Output	SDCASB SDCASB
SDWEB	WEB Output	WEB Output	SDWEB SDWEB
SDCKE	Clock Enable Output	Clock Enable Output	SDCKE SDCKE
SDCLK	Clock Output	Clock Output	SDCLK SDCLK

<Notes>

\*2 SDA DRS12 in 16M-bit SDRAM using mode can be used as CONT07 pin.

\*3. The SDRAM access data width of this IC is sixteen bits. Therefore, connect the SDDQM of this IC to both the DQMH(UDQM) and DQML(LDQM) pins of SDRAM.

\*4. The all pins used for SDRAM interface are input pin mode and internal pull down resistor on mode in initial condition after reset of this IC. All the resistors will be off when the SDRAM use mode is set to be ON.


\*5. Some signals used in timing chart (P21,22) use different pins according to the using SDRAM. The signal name the actual pin is shown at the most right column in above table.

Upper step : Signal name in 16Mbit-SDRAM using mode

Lower step : Signal name in 64Mbit-SDRAM using mode

## (3) SDRAM Access Timing

#### SDRAM Read Timing



## · SDRAM Refresh Timing (Auto Refresh)


	TS14 <b>₄</b>		4		<b>→</b> TS15
	TS5				
SDCSB 1/F	S1	/ TS7			
SDCKE	TS5	TS7			
SDRASB					
SDCASB					
SDWEB					
DADD[13:0]	X				
SDDQM					
DDAT[15:0]				DFUSER	n <sup>1</sup> ON
				201	


				N.	
symbol	parameter	Min	typ	max	unit
FS1	SDRAM clock(SDCLK) Frequency	10	16.9344		MHz
TS2	Row(SDRASE) Cycle time	(1/FS1)×5	- 1	_	ns
TS3	Row(SDRASB) Active time	(1/FS1)×3	-	_	ns
TS4	RASB-CASE Delay time(SDRASB-SDCASB)	(1/FS1)×2	_	_	ns
TS5	Command "L" level width (SDCSB, SDCKE, SDRANB, SDCASB, SDWEB)	40	_	_	ns
1 <sup>°</sup> S6	Ommand Setup time (S CSB, SDCKE SDRASE, SDCASB SDWEB, SDDQMU, SDDQML)	10	_	_	ns
TS7	Comman 1 Hold tin e (SDCSE, SDCKE, SDRASE, SDCASB, SDWEB, SDDQMU, SDDQML)	10	_	-	ns
TS8	Address(DADD) Setup time	10	-	-	ns
TS9	Address(DADO) Hold time	10	_	_	ns
TS10	SDRAM Kead Data Setup time (Data read from SDRAM)	20	_	_	ns
TS11	SDRAM Read Data Hold time (Data read from SDRAM)	0	_	-	ns
TS12	SDRAM Write Data Hold time before rising edge of SDCLK (Data write to SDRAM)	10	_	-	ns
TS13	SDRAM Write Data Hold time after rising edge of SDCLK (Data write to SDRAM)	10	_	_	ns
TS14	Row(SDRASB) Pre-charge time	(1/FS1)×3	-	_	ns
TS15	Row(SDRASB) Active time after Refresh	(1/FS1)×5	-	-	ns


<Notes>

Setup time and Hold time specifications in above table are measured from the rising edge of SDCLK signal.
All the specifications in above table are applied to Read mode, Write mode and Refresh mode.


## **Analog Pin Internal Equivalent Circuits**







## **Sample Application Circuit**



This sample circuit is only for CD servo block and each PLL block. The value of each component needs to be adjusted under the target conditions. The circuit for CD servo shown above could be changed depending on the CD mechanism used.

#### **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
LC78616PE-6D02-H	PQFP100 14x20 / QIP100E (Pb-Free / Halogen Free)	250 / Tray Foam

Winnerder Barrenter Barren

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising o