

Is Now Part of

OR NEW DESIGN

IN Semiconductor®

To k an more about CH Semiconductor, please visit our website at

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor referses, employees, subsidiaries, and lisofficers, and designed, intended, or authorized for uses, and reasonable attorney fees arising out or, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an eg



May 2024

FAN41501 Ground Fault Interrupter Self-Test Digital Controller

ons

Features

- Meets 2015 UL943 Self-Test GFCI Requirement
- Internal 1-Second and 90-Minute Self-Test Timers
- Periodic Functional Testing for Key GFIC Components: GFCI Controller, Solenoid, Sense Transformer, and Silicon-Controlled Rectifier (SCR)
- Periodic EOL Testing without Compromising Normal GFCI Protection
- Built-in Noise Filters Reduce False EC Time.
- Automatic EOL Reset Capabili*
- Easily Added to Existing GF(Applica
- Built-in 5 V Shunt Rr Jura.or
- Energy-Saving Sys m Solution
- Minimum kternal Cc.
- Space `aving Sup SOT™ 6-Pin Packag

A, ions ions

- G-CI Ou put Receptable
- GEC' Circuit Breakers
 - Portable GFCI Cords

Description

The FAN41501 is a cital untroller for periodic functional to fing the Ground Fault Circuit Interrupte (G. 1) convolutions. In combination with an existing Fachille Controller, it periodically tests for the transformer SCR, and other discrete controller to the load or corruption of the GFCI protection functionality. If the FAN41501 detects a faulty GFCI component, it generates an End of Life (EOL) fault signal that can be used to deny power and/or automatically reset after the denial of power.

When the AC power is first applied, an internal timer starts a test cycle at one second. After this initial test cycle, the internal timer starts a test cycle every 90 minutes. During a test cycle, the FAN41501 simulates a groun fault and monitors the key GFCI components. If the FAN41501 detects a component fault, it verifies the 'ault several times to prevent a false EOL signal. At no time during a test cycle is the normal GFCI protection disabled or compromised.


The FAN41501 includes a 5 V shunt regulator, onesecond timer, 90-minute timer, digital control logic, detection comparators, and an EOL driver output.


The FAN41501, together with a GFCI controller such as FAN4149, provides a complete UL943 GFCI function with automatic monitoring capability, low system power, and a minimum number of external components.

The 6-pin, SuperSOT™ package enables a low-cost, compact design and layout.

Ordering Information

	Part Number	Operating Temperature Range	Package	Packing Method	
	FAN41501SX	-35°C to +85°C	6-Lead, SuperSOT™, JEDEC M0-193, 1.6 mm	Tape and Reel	





Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Condition		Max.	Unit
I _{CC}	Supply Current	Continuous Current, VDD to GND		10	mA
V _{cc}	Supply Voltage	Continuous Voltage, VDD to GND	-0.8	7.0	V
		Continuous Voltage to Neutral, All Other Pins	-0.8	7.0	V
T _{STG}	Storage Temperature Range			+150	°C
ESD	Electrostatic Discharge Capability	Human Body Model, ANSI / ESDA / JEDEC JS-001-2012		2.5	ev.
		Charged Device Model, JESD22-C1		1.0	K

Recommended Operating Conditions

The Recommended Operating Conditions table definer the ndi insition actual device operation. Recommended operating conditions are specified to ensure optimal to prmany to plate specifications. Fairchild does not recommend exceeding them or designing to Abschute Malmum K lings. Unless otherwise specified, refer to Figure 1. $T_A=25^{\circ}$ C, $I_{SHUNT}=1$ mA, and phase=60 Hz.

Symbol	Parameter	Conditions	Min.	7ур.	Max.	Unit
V _{REG}	Power Supply Shunt R gulator Voltage	. DD to GIND	5.10	5.35	5.70	V
V	Under-Volta Reset	1/DD to GND	2.2	2.5	2.7	V
V _{UVLO_RST}		Rising Avs'eresis		150		mV
lq	Qu see vre	ソロじ 10 GND 4.5 V	350	450	550	μΑ
t _{FIRST}	'st Timer riod	V _{DD} > 2.5 V	0.812	1.016	1.220	S
PER	Pe dic imer	Stendy State	4400	5400	6400	S
• тоит	est Cycle Tin e Out	Fa III Testing	54	66	78	ms
t _{PHA}	Phase Continuity Check Time Out	Phase Pin Continuity Check at Startup	40	60	80	ms
VPHASE_4	Phase Voltage Clamp FIC:1	I _H = 170 μA	5.8	6.3	6.6	V
VPHASE_L	Phase Voltage Clanp LOW	I _L = -170 μA	-0.8	-0.6	-0.4	V
IPHASE_MAX	Phase Maximum Current	I _{SHUNT} = 1.5 mA	-300		300	μA
V _{SCR_H}	SCR Test Input Clamp HIGH	I _H = 170 μA	5.0	5.4	5.8	V
V_{SCR_L}	SCR Test Input Clamp LOW	I _L = -170 μA	-0.8	-0.6	-0.4	V
I _{SCR_MAX}	SCR Test Maximum Current	I _{SHUNT} = 1.5 mA	-300		300	μA
I _{TEST}	Fault Test Current	Test Cycle	400	500		μA
$V_{\text{EOL}_{L}}$	EOL Alarm V _{OL}	No Load		0	200	mV
V_{EOL_H}	EOL Alarm V _{OH}	No Load	4.80	5.25		V
f_{EOL}	EOL Alarm	Latched Fault Output	3.00	3.75	4.25	Hz
I _{EOL}	EOL Alarm IOUT	I _{SHUNT} = 2.0 mA	1			mA

Functional Description

(Refer to Figure 1)

Starting in June 2015, UL943 will require all permanently connected GFCI products to perform a self test function. The FAN41501, together with a GFI controller device – like the FAN4149 – provides GFI fault protection and periodic self testing of the key GFCI components: solenoid, SCR, GFI controller, sense coil, and other discrete components.

The FAN41501 has an internal 5.35 V shunt regulator. With diodes D2-5 and resistor R2, the shunt regulator clamps the FAN41501 V_{DD} supply voltage to 5.35 V. Capacitor C5 provides bias during the V_{AC} zero phase crossing so the FAN41501 is continuously biased. When power is first applied, an internal Power-On-Reset (POR) circuit detects when V_{DD} is greater than 2.5 V. The POR circuit generates an internal reset pulse and initializes a one-second timer. After one second, the first self-test cycle starts. During the positive half cycle when the "line-hot" voltage is positive with respect to the "lineneutral" voltage, the SCR anode voltage is monitored by means of resistor R4 connected to pin 1 (SCR Test). The FAN41501 clamps this pin to VDD, mirrors the current through R4 to an internal low-pass filter ci al. and compares its value to an internal re rence threshold. When the current level exceeds the reference threshold, an internal latch is set. This tes "n. 95 the continuity of the solenoid and Th. thres. J level is determined by:

 $Vth_{rms} = (65 \ \mu A \ x \ R)$.

(1)

where Vth_{rm} is the ms V_{AC} uput voltage with a tolerance $t \pm 0.0\%$.

With the commende application values the SCR anode voltant must be edia whist-case peak voltage of uppromation (1) can be used in a over the should voltage value is obsided to allow this tes piper during a brownout or voltage sag bendition.

To tex, the functionality of the GFCI controller, sense coil, and SCR; a simulated ground fault condition is generated. Like the SCR Test pin, the Phase pin (pin 4) is clarosed to V_{DD} + 700 mV, mirrors the current through k3 to an internal low-parts filter circuit, and compares its value to an internal reference. This internal circuit detects when the phase signal is near the end of the positive half cycle. When this occurs, an internal current source is enabled to bias the SCR Test pin. This prevents the SCR anode voltage from discharging to zero during the negative half cycle since it is reversebiased by diode D1. At the end of the positive half cycle. the FAN41501 generates a current pulse for the Fault Test pin (pin 6). This current pulse enables transistor Q2, which biases the collector voltage of Q2 to a low voltage. During the negative half cycle when the lineneutral voltage is positive with respect to the line-hot voltage, current flows through resistor RTEST2 when Q2 is enabled. This current creates a simulated ground fault from line-neutral to load hot. This current is detected by

the GFI controller (i.e. FAN4149) and, when it exceeds the programmed trip threshold set by R_{SET} (typically 5 mArms), the controller enables the SCR Q1 (see FAN4149 datasheet for I_{FAULT} trip threshold equation). The SCR quickly discharges the anode voltage, which is pre-biased by the FAN41501 control logic. The discharge of the anode voltage also biases the voltage at the SCR Test pin to a low voltage by forward-biasing diode D6. The FAN41501 monitors the SCR Test pin during this test cycle and sets a latch if the SCR is triggered. The simulated ground fault tests for the functionality of the controller, R1, D1 D2-5⁽⁵⁾, sense coil, and SCR without opening the 1 a curacts. The load contacts do not open during the test cause D1 is reversed biased, which reverse curacts contacts the solenoid. Once the AN 4 01 c 4 is the triggering of the SCR, the cull ant, e for Ω_2 is disabled and the bias current for pin . R . st i . emoved. This disables the SCR oo t durin the lext positive half cycle the n ener zed. With the recommended solenoid tion the simulated ground fault triggers ap with a VAC input voltage greater than . Mu. ъ t Vm. If a unrerent voltage threshold is required, the RTL 2 Sistor can be adjust 3 (per the FAN4149 data eet). Figure 4, Figure 5 and Figure 6 show a passing selitest cycle The watersim of channel 4 shows when the G2 transistor is enabled and a ground fault is simulated by the current through resistor RTEST2. The channel 3 waveform shows the gate of the SCR Q1. Figure 3 shows the pre-bias for the SCR anode voltage, waveforing of channel 1. Figure 6 illustrates that, when the gate of the SCR is enabled by the controller, the voltage of the SCR anode is quickly discharged. The FAN41501 detects this and a self-test cycle is completed with all of the required components passing. The Q2 bias is disabled, which causes the GFCI controller to disable the SCR gate bias.

Note:

5. Redundant diodes may be required.

If the first self-test cycle passes after power up, subsequent self-test cycles occur every 90 minutes. At no time does the FAN41501 disable the normal controller GFI protection circuitry.

If any one of the above self tests fail, the FAN41501 repeats the self testing until a 66 ms timer expires. If this occurs, the EOL latch is enabled and the FAN41501 EOL Alarm pin 5 goes HIGH. This signal can be connected to a separate SCR or to the gate of Q1 with a series diode. When the EOL Alarm goes HIGH, the SCR is enabled and energizes the solenoid, which opens the load contacts. When the EOL Alarm pin goes HIGH, if it is connected to the gate of an SCR, V_{DD} drops below 2.5 V. This generates a Power-On-Reset that resets the logic and repeats a self-test cycle in one second. Figure 7 to Figure 10 show a FAN41501 self-test cycle for a SCR, GFI controller, sense coil, and solenoid failure.

The self test cycle lasts for 66 ms to allow four self-test cycle attempts. After the timer has expired, the EOL alarm is enabled. Figure 7 to Figure 10 show an example of the EOL alarm signal connected to the gate of an SCR. When the EOL alarm signal is enabled, the V_{DD} voltage is discharged, which causes a POR. The EOL alarm is disabled and a self-test cycle is repeated in one second.

In addition to the above GFCI tests, the FAN41501 also performs a pin 4 (Phase pin) continuity check when power is first detected. When V_{DD} exceeds 2.5 V, pin 4 is checked for an open or short. If this continuity check fails after 60 ms, the EOL alarm is enabled. Figure 11 shows an example of the Phase pin with R3 removed (floating pin). After approximately 60ms, the EOL alarm is enabled.

After a self-test cycle failure, the EOL alarm is latched HIGH for 133 ms. This signal generates a repetitive 3.75 Hz digital square wave. There are two ways to reset the EOL alarm signal. The first is POR as described above, which can occur if the AC power is cycled. Since it may be undesirable to cycle the AC power, the EOL alarm signal can also be connected to the gate of a SCR or "clamp diode" to generate a PO" If the EOL alarm signal is diode clamped when the _OL alarm signal goes HIGH, a high I_{OH} current is gen rated. This current is dependent on R2 and C5, however, the datasheet values are used, the typical IOH , s. nt can be greater than 5 mA. This Jun vire can be used to "latch on" a SCR and ca se V_{DD} di below 2.5 V, which generates a POP Fill tre 11 s ows the Vpp signal when the EOL a' in signal on lected to the gate of a SCR with a set es diodo. The nigh 20. Plarm IOH current caus 'DD drop elow 2.5 / during the DEVICE IS NU' CON DEVICE PLEASENTAT VAC zero crost ig.


Another way to reset the EOL alarm signal is to detect a successful manual test cycle. If the FAN41501 is latched in an EOL state and detects a "manual test" (i.e., the TEST button is pressed) the FAN41501 disables the EOL alarm and perform sa self-test cycle in one second. If an EOL alarm state has occurred due to a pin 4 continuity check failure, the "manual test" reset option is disabled.

Referring to Figure 1, the EOL alarm signal must be used to open the load contacts (power denial) if a selftest cycle fails for the tested components (with the exception for a solenoid or SCR open failure). As described above, this can be done with a redundant SCR or by connecting the EOL 2' nal to Q1 via a series diode. If Q1 is used to o, n the d contacts, a gate resistor must be ac d from the (CI controller gate drive pin to the step of the CC. If O1 or the solenoid fails due (an , circuit, u visual EO , signal can be generated in least fipriliar denial. This can be accomplished y mak h beries aloog from the EOL Alarm più o ti gate f Q1 a LED diode. This diode flac' veve see diditionally, an LED diode can be dde n. * with RTEST2 and the collector of Q2. This L D L de cal be used to provide a self-test signal at point and then every 90 conutes. If the self-test cycic fails, it flashes every should.


n summary, the FAN41501 can be added to an existing ULS43 circuit to comply with the 2015 UL self-test requirement. The small package size and the minimum required components allow for a compact, low-cost, GFCI self-test solution.


Cortact a Fairchild Semiconductor representative for details about how to test the FAN41501 self-test features in production or for details about the 2015 UI-343 self-test application requirements.













NOT RECONNENDED FOR MENDESIGN ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC