Onsemi

Auto SPM[®] Series **Automotive 3-Phase IGBT Smart Power Module**

FAM65V05DF1

General Description

FAM65V05DF1 is an advanced Auto SPM module providing a fully-featured high-performance auxiliary inverter output stage for hybrid and electric vehicles. These modules integrate optimized gate drive of the built-in IGBTs to minimize EMI and losses, while also providing various protection features, in a compact 12 cm^2 footprint.

Features

- Automotive SPM in 27 Pin DIP Package
- 650 V/50 A 3-phase IGBT Module with Low Loss IGBTs and Soft Recovery Diodes Optimized for Motor Control Applications
- · Integrated Gate Drivers with Internal VS connection, Under Voltage lockout, Over-current shutdown, Temperature Sensing Unit and Fault reporting
- Electrically Isolated AlN Substrate with Low Rθjc CONNU
- Module Serialization for Full Traceability
- UL Certified No. E209204 (UL 1557)
- Pb-Free, Halid Free and RoHS Compliant
- AEC & AQG324 Qualified and PPAP Capable


Applications and Benefits

Automotive high voltage auxiliary motors such as air conditioning compressor and oil pump.

- Compact Design
- Simplified PCB Layout and Low E
- Simplified Assembly
- High Reliability

Related Resources


• AN-8422 - 650 V Auto SPM Series; Automotive 3-Phase IGBT Smart Power Module User's Guide



3D Package Drawing (Click to Activate 3D Content)

> ASPM27-CCA CASE MODCB

MARKING DIAGRAM



ON	= onsemi Logo
FAM65V05DF1	= Specific Device Code
XXX	= Lot Number
Υ	= Year
WW	= Work Week
0000001	= Serial Number

ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

PIN CONFIGURATION




Figure 1. Pin Configuration

PIN DESCRIPTION

Pin Number	Name	Description
1	VCC (L)	Low-side Common Bias Voltage for IC and IGBTs Driving
2	СОМ	Common Supply Ground
3	IN (UL)	Signal Input for Low-side U Phase
4	IN (VL)	Signal Input for Low-side V Phase
5	IN (WL)	Signal Input for Low-side W Phase
6	VFO	Fault Output
7	VTS	Output for LVIC temperature sense
8	ČSC	Capacitor (Low-pass Filter) for Short-Current Detection Input
9 S	IN (UH)	Signal Input for High-side U Phase
10	VCC (H)	High-side Common Bias Voltage for IC and IGBTs Driving
11	VB (U)	High-side Bias Voltage for U Phase IGBT Driving
12	VS (U)	High-side Bias Voltage Ground for U Phase IGBT Driving
13	IN (VH)	Signal Input for High-side V Phase
14	VCC (H)	High-side Common Bias Voltage for IC and IGBTs Driving
15	VB (V)	High-side Bias Voltage for V Phase IGBT Driving
16	VS (V)	High-side Bias Voltage Ground for V Phase IGBT Driving
17	IN (WH)	Signal Input for High-side W Phase
18	VCC (H)	High-side Common Bias Voltage for IC and IGBTs Driving
19	VB (W)	High-side Bias Voltage for W Phase IGBT Driving
20	VS (W)	High-side Bias Voltage Ground for W Phase IGBT Driving
21	NU	Negative DC-Link Input for U Phase
22	NV	Negative DC-Link Input for V Phase

PIN DESCRIPTION (continued)

Pin Number	Name	Description
23	NW	Negative DC-Link Input for W Phase
24	U	Output for U Phase
25	V	Output for V Phase
26	W	Output for W Phase
27	Р	Positive DC–Link Input

INTERNAL EQUIVALENT CIRCUIT AND INPUT/OUTPUT PINS




Figure 2. Schematic

GATE DRIVERS BLOCK DIAGRAM

High Side Gate Driver (x3 Single Channel)

- Control circuit under-voltage (UV) protection
- 3.3 V/5 V CMOS/LSTTL compatible, Schmitt trigger input

Fault Output
3.3 V/5 V CMOS/LSTTL compatible, Schmitt trigger




Figure 3. High Side Gate Drivers (Block Diagram)

Fault Output

input

Low Side Gate Driver (x1 Monolithic Three-Channel)

- Control circuit under-voltage (UV) protection
- Short circuit protection (SC)
- Temperature sensing unit
 - U-Phase LINU - T LOU V-Phase LOV -LINV W-Phase VDD **B** Pre LINW Input Filter Matching Delay Restar LOW Driver 5 kΩ 🔶 80 mA TSD TSU FO TSU UVLO (Temperature Sensing Unit) Timer Filter CSC CSC Filter 0.5 \ vcc COM 🛱 25 V AS4743X

Figure 4. Low Side Gate Drivers (Block Diagram)

ABSOLUTE MAXIMUM RATINGS (T_J = 25°C, unless otherwise specified)

Symbol	Parameter	Conditions	Rating	Unit
	_			

INVERTER PART

V _{PN}	Supply Voltage	Applied between P– N_U , N_V , N_W	500	V
V _{PN(Surge)}	Supply Voltage (Surge)	Applied between P- N_U , N_V , N_W dI/dt \leq 3 A/ns	575	V
V _{CES}	Collector-Emitter Voltage at the IGBT/Diode	$T_{J} = 25^{\circ}C$	650	V
±I _C	IGBT Continuous Collector Current	T _C = 100°C, T _{Jmax} = 175°C (Note 1)	50	A
±I _{CP}	IGBT Peak Collector Pulse Current	T_{C} = 100°C, T_{Jmax} = 175°C, V_{CC} = V_{BS} = 15 V, less than 1 ms (Note 6)	150	A
P _C	Collector Dissipation	T _C = 25°C per IGBT	333	W
TJ	Junction Temperature	IGBT/Diode	-40 ~ +175	°C
		Driver IC	-40 ~ +150	°C

CONTROL PART

V _{CC}	Control Supply Voltage	Applied between $V_{CC(H)}$, $V_{CC(L)}$ – COM	20	V			
V _{BS}	High-side Control Bias Voltage	$ \begin{array}{l} \mbox{Applied between } V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, \ V_{B(W)} - V_{S(W)} \end{array} $	NF 20	V			
V _{IN}	Input Signal Voltage	Applied between IN _(UH) , IN _(VH) , IN _(WH) , IN _(UL) , IN _(UL) , IN _(VL) , IN _(WL) – COM	+0.3 ~ V _{CC} + 0.3	V			
V _{FO}	Fault Output Supply Voltage	Applied between V _{FO} – COM	$-0.3 \sim V_{CC} + 0.3$	V			
I _{FO}	Fault Output Current	Sink Current at V _{FO} Pin	5	mA			
V _{SC}	Current Sensing Input Voltage	Applied between C _{SC} - COM	$-0.3 \sim V_{CC} + 0.3$	V			
V _{TS}	Temperature Sense Unit		$-0.3 \sim 2/3 \times V_{CC}$	V			
TOTAL SYSTE	OTAL SYSTEM						

TOTAL SYSTEM

T _{STG}	Storage Temperature	-40 ~ 125	°C
V _{ISO}	Isolation Voltage 60 Hz, Sinusoidal, AC 1 minute, Connection Pins to heat sink plate	2500	V _{rms}
T _{LEAD}	Max Lead Temperature at the Base of the Package During pcb Assembly	200	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

PACKAGE CHARACTERISTICS

Symbol	Parameter	Conditions	Тур	Мах	Unit
R _{th(j-c)Q}	Junction to Case Thermal	Inverter IGBT part (per IGBT)	-	0.45	°C/W
R _{th(j-c)F}	Resistance (Note 2)	Inverter FWD part (per DIODE)	-	0.85	°C/W
Lσ	Package Stray Inductance	P to N _U , N _V , N _W (Note 3)	24	-	nH

1. Current limited by package terminal, defined by design.

2. Case temperature measured below the package at the chip center, compliant with MIL STD 883-1012.1 (single chip heating), DBC discoloration allowed, please refer to application note <u>AN-9190</u> (*Impact of DBC Oxidation on SPM Module Performance*).
 Stray inductance per phase measured per IEC 60747–15.

ELECTRICAL CHARACTERISTICS

Syn	Symbol Parameter Test Conditions		Test Conditions	Min	Тур	Max	Unit
VERTE	ER PART (T _J as specified)					
V _{CE}	(SAT)	Collector-Emitter Leakage Current	$V_{CC} = V_{BS} = 15 \text{ V}, V_{IN} = 5 \text{ V}$ $I_C = 50 \text{ A}, T_J = 25^{\circ}\text{C}$	-	1.65	-	V
			$V_{CC} = V_{BS} = 15 \text{ V}, V_{IN} = 5 \text{ V}$ $I_C = 50 \text{ A}, T_J = 125^{\circ}\text{C}$	-	1.9	2.4	V
N	/ _F	FWD Forward Voltage	$V_{IN} = 0 \text{ V}, I_F = 30 \text{ A}, T_J = 25^{\circ}\text{C}$	-	2.1	-	V
			V_{IN} = 0 V, I _F = 30 A, T _J = 125°C	-	1.9	2.5	V
HS	t _{ON}	High Side Switching Times	$V_{PN} = 300 \text{ V}, V_{CC} = V_{BS} = 15 \text{ V}$	1	0.73	-	μs
	t _{C(ON)}		I _C = 50 A V _{IN} = 0 V ↔ 5 V, Ls = 55 nH,	-	0.12	-	
	t _{OFF}		Inductive Load T,j = 25°C (Notes 4, 5)	-	0.80	-	
	t _{C(OFF)}			- (0.14	-	
	t _{rr}				0.10	2	
	t _{ON}	High Side Switching Times	$V_{PN} = 300 \text{ V}, V_{CC} = V_{BS} = 15 \text{ V}$	-	0.70	<u> </u>	μs
	t _{C(ON)}		I _C = 50 A V _{IN} = 0 V ↔ 5 V, Ls = 55 nH,	-	0.15	-	
	t _{OFF}		Inductive Load T _{.1} = 125°C (Notes 4, 5)		0.87	-	
	t _{C(OFF)}			7-	0.19	-	
	trr		-Or	in.	0.20	-	
LS	t _{ON}	Low Side Switching Times	$V_{PN} = 300 V, V_{CC} = V_{BS} = 15 V$		0.68	-	μs
	t _{C(ON)}		$V_{IN} = 0 V \leftrightarrow 5 V. Ls = 55 nH.$	NP'	0.20	-	
	t _{OFF}		Inductive Load T _J = 25°C (Notes 4, 5)		0.86	-	
	t _{C(OFF)}		MANNYOUTEON	-	0.19	-	
	t _{rr}			-	0.14	-	
	t _{ON}	Low Side Switching Times	$V_{PN} = 300 V, V_{CC} = V_{BS} = 15 V$	-	0.64	-	μs
	t _{C(ON)}		IC = 50 A V _{IN} = 0 V ↔ 5 V, Ls = 55 nH,	-	0.24	-	
	t _{OFF}	NUC	Inductive Load T _J = 125°C (Notes 4, 5)	-	0.88	-	
	t _{C(OFF)}	NCEISNOS	NTK	-	0.23	-	
	trr	I CE E C	EL	-	0.20	-	
SC	WT	Short Circuit Withstand Time (Note 6)	V _{CC} = V _{BS} = 15 V, V _{PN} = 450 V, T _J = 25°C, Non-repetitive	-	5	-	μs
IC	ES	Collector-Emitter Leakage Current for IGBT and Diode in Parallel	T _J = 25°C, V _{CE} = 650 V	-	3	-	μA
	-		T _J = 125°C, V _{CE} = 650 V	-	150	1500	μA

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Unit
	Γ (T _J = -40°C to 150°C, unless other	wise specified, typical value	es specified at $T_J = 1$	25°C)			
IQCCL	Quiescent V _{CC} Supply Current	V _{CC} = 15 V, IN _(UL, VL, WL) = 0 V	V _{CC(L)} – COM	-	-	5	mA
IQCCH		V _{CC} = 15 V, IN _(UH, VH, WH) = 0 V	V _{CC(H)} – COM	-	-	150	μA
I _{PCCH}	Operating V _{CC} Supply Current	$\begin{array}{l} V_{CC(UH, VH, WH)} = 15 \ V \\ f_{PWM} = 20 \ kHz \\ Duty = 50\%, \ applied \ to \\ one \ PWM \ signal \ input \\ for \ high-side \end{array}$	$\begin{array}{l} V_{CC(UH)}-COM\\ V_{CC(VH)}-COM\\ V_{CC(WH)}-COM \end{array}$	-	-	0.30	mA
IQCCL		$\begin{array}{l} V_{CC(UH, VH, WH)} = 15 \ V \\ f_{PWM} = 20 \ kHz \\ Duty = 50\%, \ applied \ to \\ one \ PWM \ signal \ input \\ for \ low-side \end{array}$	V _{CC(L)} – COM	-	-	8.5	mA
I _{QBS}	Quiescent V _{BS} Supply Current	V _{BS} = 15 V, IN _(UH, VH, WH) = 0 V	$ \begin{array}{l} V_{B(U)} - V_{S(U)} \\ V_{B(V)} - V_{S(V)} \\ V_{B(W)} - V_{S(W)} \end{array} $	-	OF	150	μΑ
I _{PBS}	Operating V _{BS} Supply Current	$V_{CC} = V_{BC} = 15 \text{ V}$ $IN_{(UH, VH, WH)} = 0 \text{ V}$	$ \begin{array}{l} V_{B(U)} - V_{S(U)} \\ V_{B(V)} - V_{S(V)} \\ V_{B(W)} - V_{S(W)} \end{array} $	JEN	_	4.5	mA
V _{FOH}	Fault Output Voltage	V _{SC} = 0 V, V _{FO} Circuit: 4.	7 k Ω to 5 V Pull-up	4.5	4	-	V
V _{FOL}		V _{SC} = 1 V, V _{FO} Circuit: 4.	7 k Ω to 5 V Pull–up	~\	<u> 7</u> C	0.5	V
V _{SC(ref)}	Short-Circuit Trip Level	V _{CC} = 15 V (Note 7)	C _{SC} -COM	0.45	0.52	0.59	V
UV _{CCD}	Supply Circuit Under-	Detection Level, $T_J = 125$	°C I P	10.6	-	13.2	V
UV _{CCR}	Voltage Protection	Reset Level, T _J = 125°C	OSTEO	11.0	-	13.8	V
UV _{BSD}		Detection Level, $T_J = 125$	°C	10.5	-	13	V
UV _{BSR}		Reset Level, T _J = 125°C)`	10.8	-	13.3	V
t _{FOD}	Fault-out Pulse Width	COP IE		-	60	-	μs
V _{TS}	LVIC Temperature Sensing Voltage Output	V _{CC(L)} = 15 V, T _{LVIC} =125	°C (Note 8)	-	2.4	-	V
V _{IN(ON)}	ON Threshold Voltage	Applied between IN _(UH) , I	N _(VH) , IN _(WH) ,	-	2.6	3.1	V
V _{IN(OFF)}	OFF Threshold Voltage	$(IN_{(UL)}, IN_{(VL)}, IN_{(WL)}) = CC$	ואר	0.9	1.2	-	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. t_{ON} and t_{OFF} include the propagation delay time of the internal drive IC. t_{C(ON)} and t_{C(OFF)} are the switching times of IGBT itself under the given gate driving condition internally. Refer to Figure 6 for detailed information.
5. Stray inductance Ls is sum of stray inductance of module & setup.
6. Visition by design and basely besting and the setup.

Verified by design and bench-testing only.
 Short-circuit current protection is functional only for low side.

8. T_{LVIC} is the junction temperature of the LVIC itself.

PACKAGE MARKING AND ORDERING INFORMATION

Part Number Top Marking		Package	Shipping
FAM65V05DF1	FAM65V05DF1	ASPM27-CCA	10 Units/Tube

FAM65V05DF1





Figure 6. Switching Evaluation Circuit

RECOMMENDED OPERATING CONDITIONS


Symbol	Parameter	Conditions	Min	Max	Мах	Unit
V _{PN}	Supply Voltage	Applied between P – N_U , N_V , N_W	-	450	500	V
V _{CC}	Control Supply Voltage	Applied between $V_{CC(H)}$, $V_{CC(L)}$ – COM	13.5	15	16.5	V
V_{BS}	High-side Bias Voltage	$ \begin{array}{l} \mbox{Applied between } V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, \ V_{B(W)} - V_{S(W)} \end{array} $	13.3	15	18.5	V
dV _{CC} /dt, dV _{BS} /dt	Control Supply Variation		-1	_	1	V/μs
t _{dead}	Blanking Time for Preventing Arm-short	For Each Input Signal	1.0	-	-	μs
f _{PWM}	PWM Input Signal	T _C = 125°C	-	-	20	kHz
V _{SEN}	Voltage for Current Sensing	Applied between N _U , N _V , N _W – COM (Including surge voltage)	-4	-	4	V
TJ	Junction Temperature		-40	-	150	°C

MECHANICAL CHARACTERISTICS AND RATINGS


			Limits			
Parameter	Conditions	Conditions	Min	Тур	Max	Unit
Mounting Torque	Mounting Screw: – M3	Recommended 0.62 N·m	0.52	0.62	0.80	N∙m
Device Flatness		R		-	+150	μm
Weight		FO.	- (fri	15	-	g




TYPICAL INVERTER CHARACTERISTICS



TYPICAL INVERTER CHARACTERISTICS (continued)



TYPICAL CONTROLLER CHARACTERISTICS







Figure 16. Temperature Profile of V_{TS} (Typical)

Figure 17. Threshold Voltage versus Temperature



TIMING CHART PROTECTIVE FUNCTION






Figure 20. Short-Circuit Current Protection



Step	Description			
B1	Control supply voltage rises above reset voltage UV _{CCR}			
B2	Normal operation. IGBT on and carrying current			
B3	Control supply voltage falls below detection voltage UV _{CCD}			
B4	Filtered supply voltage falls below UV _{CCD} and IGBT turns off			
B5	Fault output activated (initial delay 2 µs, t _{FOD} min. 50ms)			
B6	Control supply voltage rises above reset voltage UV _{CCR}			
B7	IGBT "HI" input is followed after fault output duration and supply voltage rise			
Figure 21. Under-Voltage Protection (Low-side)				

Figure 21. Under-Voltage Protection (Low-side)



Fault Output Signal

Step	Description		
C1	Control supply voltage rises above reset voltage UV_CCR		
C2	Normal operation. IGBT on and carrying current		
C3	Control supply voltage falls below detection voltage UV_{CCD}		
C4	Filtered supply voltage falls below UVCCD and IGBT turns off		
C5	Control supply voltage rises above reset voltage UV_CCR		
C6	IGBT "HI" input is followed after supply voltage rise		

Figure 22. Under-Voltage Protection (High-side)


SPM is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

onsemí.



ISSUE A

DATE 30 JAN 2023



DOCUMENT NUMBER:	98AON13500G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	27LD MODULE PDD STD		PAGE 1 OF 1					

onsemi and OTISCITIL are trademarks or Semiconductor Components industries, LLC doa onsemi or its subsidiaries in the United States and/or other countries. Onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>