

# Supervisory Circuits with I<sup>2</sup>C Serial 2k-bit CMOS **EEPROM, Manual Reset and Watchdog Timer**



### FEATURES

- Precision Power Supply Voltage Monitor - 5 V, 3.3 V and 3 V systems
  - Five threshold voltage options
- Watchdog Timer
- Active High or Low Reset — Valid reset guaranteed at V<sub>cc</sub> = 1 V
- 400 kHz l<sup>2</sup>C Bus
- 2.7 V to 5.5 V Operation
- Low power CMOS technology
- 16-Byte Page Write Buffer
- Built-in inadvertent write protection — WP pin (CAT1021)
- 1,000,000 Program/Erase cycles
- Manual Reset Input
- 100 year data retentic
- Industrial and exter ed temperature ranges
- 8-pin DIP, Sr. J, 1SS P. M OP or CPEN (3 x 3 mm fc + **paurages**

HS DEVICE IS NOW CH PLEASENT REPRESENT For Ordering Information details, see page 19.

### DESCRIPTION

The CAT1021, CAT1022 and CAT1023 are complete memory and supervisory solutions for microcontrollerbased systems. A 2k-bit serial EEPROM memory and a system power supervisor with an n-out protection are integrated together in low ower MOS technology. Memory interface is  $v^i = 400$ .  $z l^2 c_{j}$  us.

, 1023 provide a precision  $V_{CC}$ The CAT1021 d sense circ it and vol ar arain culputs: one (RESET) drives 'igh ind the the  $(\overline{RESE7})$  arives low whenever V- fail be where reserving the voltage. The C, ... >> hs only a RESET output and does not have W te Fredect input The CAT1021 also has a Write neter input (WP). Write operations are disabled if WP is Connected to a logic high.

All supervisors have a 1.6 second watchdog timer circuit that resets a system to a known state if software or a hardware gitch haits or "hangs" the system. For the CAT1021 and CA11022, the watchdog timer monitors the SDA signal. The CAT1023 has a separate watchdog timer interrupt input pin, WDI.


The power supply monitor and reset circuit protect memory and system controllers during power up/down and against brownout conditions. Five reset threshold voltages support 5 V, 3.3 V and 3 V systems. If power supply voltages are out of tolerance reset signals become active, preventing the system microcontroller, ASIC or peripherals from operating. Reset signals become inactive typically 200 ms after the supply voltage exceeds the reset threshold level. With both active high and low reset signals, interface to microcontrollers and other ICs is simple. In addition, the RESET pin or a separate input, MR, can be used as an input for pushbutton manual reset capability.

The on-chip, 2k-bit EEPROM memory features a 16-byte page. In addition, hardware data protection is provided by a V<sub>CC</sub> sense circuit that prevents writes to memory whenever  $V_{CC}$  falls below the reset threshold or until  $V_{CC}$ reaches the reset threshold during power up.

Available packages include an 8-pin DIP and surface mount 8-pin SO, 8-pin TSSOP, 8-pin TDFN and 8-pin MSOP packages. The TDFN package thickness is 0.8mm maximum. TDFN footprint options are 3 x 3mm.

### **BLOCK DIAGRAM**





### **PIN DESCRIPTION**

#### **RESET/RESET:** RESET OUTPUT (RESET CAT1021/23 Only)

These are open drain pins and RESET can be used as a manual reset trigger input. By forcing a reset condition on the pin the device will initiate and maintain a reset condition. The RESET pin must be connected through a pull-down resistor, and the RESET pin must be connected through a pull-up resistor.

#### **SDA:** SERIAL DATA ADDRESS

The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs.

# SCL: SERIAL CLOCK

Serial clock input.

#### MR: MANUAL RESET INPUT

Manual Reset input is a debounced input that car connected to an external source for Manua' Resev Pulling the MR input low will generate a Peset in, tis condition. Reset outputs are active while low and for the reset timeout period or in Rinewas to high. The input has an internal ull up sis r.

### WP (CAT1021 Only): W ITE PRU TO INPUT

When WP input is tied to Vss or if unconnected write operations to the entire a number of allowed. When tied to V<sub>CC</sub>, the intil protected This input has an internal pull c vn resist

#### WL CAT1 36 W: WATCHDOG TMER INTER OPT Watc. 'og 7 ner Interrupt input is used to rese' the watcho amer. It a transition term high to low or low to high does not occur every 1.6 seconds, the RESET outputs will be driven active.

# 102X FAMILY OVERVIEW

Device	Manual Reset Input Pin	Watchdog	Watchdog Monitor Pin	Write Protection Pin	Independent Auxiliary Voltage Sense	RESET: Active High and LOW	EEPROM
CAT1021	$\checkmark$	$\checkmark$	SDA	$\checkmark$		<ul> <li>✓</li> </ul>	2k
CAT1022	$\checkmark$	$\checkmark$	SDA				2k
CAT1023	$\checkmark$	$\checkmark$	WDI			$\checkmark$	2k
CAT1024	$\checkmark$						2k
CAT1025	$\checkmark$			$\checkmark$		$\checkmark$	2k
CAT1026					$\checkmark$	✓	2k
CAT1027		$\checkmark$	WDI		$\checkmark$		2k

For supervisory circuits with embedded 16k EEPROM, please refer to the CAT1161, CAT1162 and CAT1163 data sheets.

### PIN FUNCTION

Pin Name	Function
NC	No Connect
RESET	Active Low Reset Input/Output
V <sub>SS</sub>	Ground
SDA	Serial Data/Address
SCL	Clock Input
RESET	Active High Reset Output (CAT1021/23)
V <sub>cc</sub>	Power Supply
WP	Write Protect ( 17102 only)
MR	Manur Keset In, +
WDI	W. the rimer Interrupt (CAT1023)

### RE RANGE

	EV.
C ⊂R⊁ TIN	<b>MPERATURE RANGE</b>
Ir, stria	-40°C to 85°C
seixtended	-40°C to 125°C
set	ONA
t is Is	IK RIV.
	FON
) NICT O	14,
rite N	Ŷ
iea	
an	
$\langle \rangle$	

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Parameters	Ratings	Units
Temperature Under Bias	–55 to +125	°C
Storage Temperature	-65 to +150	°C
Voltage on any Pin with Respect to Ground <sup>(2)</sup>	-2.0 to V <sub>CC</sub> + 2.0	V
V <sub>CC</sub> with Respect to Ground	-2.0 to 7.0	V
Package Power Dissipation Capability ( $T_A = 25^{\circ}C$ )	1.0	W
Lead Soldering Temperature (10 s)	300	°C
Output Short Circuit Current <sup>(3)</sup>	100	mA
D.C. OPERATING CHARACTERISTICS		-G
$I_{\rm CC}$ = 2.7V to 5.5V and over the recommended temperature conditions	unless of .wise pecifi J.	S

### **D.C. OPERATING CHARACTERISTICS**

Symbol	Parameter	Test Conditions	M.	Туμ	Max	Units
I <sub>LI</sub>	Input Leakage Current	$V_{IN}$ = GND to $V_{CC}$	2		10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{IN}$ = GND to $V_{CC}$		1	10	μA
I <sub>CC1</sub>	Power Supply Current (Write)	f <sub>SCL</sub> = 400 ki V <sub>CC</sub> = 5.5 ′	R		3	mA
I <sub>CC2</sub>	Power Supply Current (Read)	fe 400 k 7. V <sub>CC</sub> = 5 V	Dra	e	6	mA
I <sub>SB</sub>	Standby Current	•cc = 5. V, • = GND cr V;cc	ROG	NP	60	μA
$V_{IL}^{(4)}$	Input Low Voltage		-0.5		$0.3 \times V_{CC}$	V
$V_{IH}^{(4)}$	Input High Voltone	Quita	C.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Lov /oltage (SDA 구토S T)	$I_{CL} = 3 \text{ m/s}$ $V_{CC} = 27 \text{ V}$			0.4	V
V <sub>OH</sub>	ິດເ_ງut ' '`_h ∿ye ີ REວ∈1)	l <sub>GH</sub> 0.4 η IA V <sub>CC</sub> = 2.7 V	Vcc - 0.75			V
	CE IS FASEN	CA1102x-45 (V <sub>CC</sub> = 5.0 V)	4.50		4.75	V
	NCESLEASEN	CAT102x-42 (V <sub>cc</sub> = 5.0 V)	4.25		4.50	
V <sub>T</sub>	Reset Threshold	CAT102x-30 (V <sub>CC</sub> = 3.3 V)	3.00		3.15	
115	RE	CAT102x-28 (V <sub>CC</sub> = 3.3 V)	2.85		3.00	
		CAT102x-25 (V <sub>CC</sub> = 3.0 V)	2.55		2.70	
V <sub>RVALID</sub>	Reset Output Valid V <sub>CC</sub> Voltage		1.00			V
$V_{RT}^{(5)}$	Reset Threshold Hysteresis		15			mV

#### Notes:

(1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

- (2) The minimum DC input voltage is -0.5 V. During transitions, inputs may undershoot to -2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>cc</sub> +0.5 V, which may overshoot to V<sub>cc</sub> +2.0 V for periods of less than 20 ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4)  $V_{IL}$  min and  $V_{IH}$  max are reference values only and are not tested.
- (5) This parameter is tested initially and after a design or process change that affects the parameter. Not 100% tested.

### CAPACITANCE

 $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = 5 V$ 

Symbol	Test	Test Conditions	Max	Units
C <sub>OUT</sub> <sup>(1)</sup>	Output Capacitance	V <sub>OUT</sub> = 0 V	8	pF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	$V_{IN} = 0 V$	6	pF

#### **AC CHARACTERISTICS**

 $V_{cc}$  = 2.7 V to 5.5 V and over the recommended temperature conditions, unless otherwise specified.

### Memory Read & Write Cycle<sup>(2)</sup>

Symbol	Parameter	M	Max	Units
<b>f</b> <sub>SCL</sub>	Clock Frequency		100	Ckiłz
t <sub>SP</sub>	Input Filter Spike Suppression (SDA, SCL)		100	ns
t <sub>LOW</sub>	Clock Low Period	1		μs
t <sub>HIGH</sub>	Clock High Period	0.6		μs
$t_R^{(1)}$	SDA and SCL Rise Time	04	300	ns
$t_{F}^{(1)}$	SDA and SCL Fall Time		300	ns
t <sub>HD; STA</sub>	Start Condition Hold Time	C 12		μs
t <sub>su; sta</sub>	Start Condition Setup Time (for a )epeat. Start,	0.6		μs
t <sub>HD; DAT</sub>	Data Input Hold Time	5		ns
t <sub>su; dat</sub>	Data Input Setup Tim	100		ns
t <sub>su; sto</sub>	Stop Condition Setu Time	0.6		μs
t <sub>AA</sub>	SCL Low to Lata Ou. 'alid'		900	ns
t <sub>DH</sub>	Data Out H d Tim	50		ns
$t_{BUF}^{(1)}$	Til e the Pus	1.3		μs
t <sub>wc</sub> <sup>(3)</sup>	Vrite Cycl Time (Byte or Page)		5	ms
ISDE	Vrite Cycl Time (B <u>r</u> te or Pace)			

- (1) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
- (2) Test Conditions according to "AC Test Conditions" table.
- (3) The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high and the device does not respond to its slave address.

### **RESET CIRCUIT AC CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t <sub>PURST</sub>	Power-Up Reset Timeout	Note 2	130	200	270	ms
t <sub>RDP</sub>	$V_{TH}$ to RESET output Delay	Note 3			5	μs
t <sub>GLITCH</sub>	V <sub>CC</sub> Glitch Reject Pulse Width	Note 4, 5			30	ns
MR Glitch	Manual Reset Glitch Immunity	Note 1			100	ns
t <sub>MRW</sub>	MR Pulse Width	Note 1	5			μs
t <sub>MRD</sub>	MR Input to RESET Output Delay	Note 1			1	μs
t <sub>WD</sub>	Watchdog Timeout	Note 1	1.0	1.6	2.1	sec

#### POWER-UP TIMING <sup>(5), (6)</sup>

Symbol	Parameter	Test Conditions	Mir	Ту,	ax	Units
t <sub>PUR</sub>	Power-Up to Read Operation				270	ms
t <sub>PUW</sub>	Power-Up to Write Operation				270	ms

### **AC TEST CONDITIONS**

Parameter	Test Cc dit.
Input Pulse Voltages	0.2 x <sub>c</sub> to 3 x <sub>c</sub>
Input Rise and Fall times	10 ns
Input Reference Voltages	υ ' x V <sub>CC</sub> 0.7 x V <sub>CC</sub>
Output Reference Voltages	0.5 x V <sub>60</sub>
Output Load	Cu. nt purce: $I_{OL} = 3 \text{ mA} \cdot C_{L} = 100 \text{ pF}$

# RELIABILITY CHARACY \_RISTIC

Symbol	Parar 'er	Reference Test Method	Min	Мах	Units
N <sub>END</sub> <sup>(5)</sup>	En Iran	MIL-STD 883, Test Method 1033	1,000,000		Cycles/Byte
T <sub>DR</sub> <sup>(5)</sup>	ata Reter Jon	MIL-STD-583, Test Method 1008	100		Years
AP <sup>(5)</sup>	EL Susceptibility	MiL-STD-803 Test Method 3015	2000		Volts
I <sub>LT1</sub> 5)(7)	Latch-Up	JEDEC Standard 17	100		mA
HISDI	EVICEPLE	ESE			

- (1) Test Conditions according to "AC Test Conditions" table.
- (2) Power-up, Input Reference Voltage V<sub>CC</sub> = V<sub>TH</sub>, Reset Output Reference Voltage and Load according to "AC Test Conditions" Table
- (3) Power-Down, Input Reference Voltage V<sub>CC</sub> = V<sub>TH</sub>, Reset Output Reference Voltage and Load according to "AC Test Conditions" Table
- (4)  $V_{CC}$  Glitch Reference Voltage =  $V_{THmin}$ ; Based on characterization data
- (5) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
- (6) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time V<sub>CC</sub> is stable until the specified memory operation can be initiated.
- (7) Latch-up protection is provided for stresses up to 100mA on input and output pins from -1 V to  $V_{CC}$  + 1 V.

## **DEVICE OPERATION**

### **Reset Controller Description**

The CAT1021/22/23 precision RESET controllers ensure correct system operation during brownout and power up/down conditions. They are configured with open drain RESET outputs.

During power-up, the RESET outputs remain active until  $V_{CC}$  reaches the  $V_{TH}$  threshold and will continue driving the outputs for approximately 200 ms ( $t_{PURST}$ ) after reaching  $V_{TH}$ . After the  $t_{PURST}$  timeout interval, the device will cease to drive the reset outputs. At this point the reset outputs will be pulled up or down by their respective pull up/down resistors.

During power-down, the RESET outputs will be active when  $V_{CC}$  falls below  $V_{TH}$ . The RESET output will be valid so long as  $V_{CC}$  is >1.0 V ( $V_{RVALID}$ ). The device is designed to ignore the fast negative going  $V_{CC}$ transient pulses (glitches).

Reset output timing is shown in Figure 1.

### **Manual Reset Operation**

The RESET pin can operate as to tput id manual reset input. The input is edge to good; that is, the RESET input will initiate reset neout after detecting a high to low transition.

When RESET to use the active state, the 200 ms timer v. the to use the reset interval. If external results shorter than 200 ms, Reset outputs will result active active at 200 ms.

The AT1(1/22/2) also have a separate manual reset in ... Driving the  $\overline{MR}$  input iow by connecting a pushbutton (normally open) from  $\overline{MR}$  pin to GND will generate a reset condition. The input has an internal pull up resistor.

Reset remains asserted while  $\overline{\text{MR}}$  is low and for the Reset Timeout period after  $\overline{\text{MR}}$  input has gone high.

Glitches shorter than 100 ns on  $\overline{\text{MR}}$  input will not generate a reset pulse. No external debouncing circuits

are required. Manual reset operation using  $\overline{MR}$  input is shown in Figure 2.

### Hardware Data Protection

The CAT1021/22/23 supervisors have been designed to solve many of the data corruption issues that have long been associated with serial EEPROMs. Data corruption occurs when incorrect data is stored in a memory location which is assumed to hold correct data.

Whenever the device is in a constitution, the embedded EEPROM is a abled on all operations, including write operations. In the F set output(s) are active, in progress for functions to the EEPROM are aborted and non- victor nunications are allowed. In this conditions into an write cycle to the memory can not be farted but an integrate some sinternal non- view of the cycle can not be aborted. An integrate of the cycle initiated before the Reset condition and a successfully finished in there is enough time (cons) before  $V_{\rm CC}$  reaches the minimum value of 2V.


In addition, the CA 1021 includes a Write Protection Input which when tied to  $V_{CC}$  will disable any write operations to the device

### Watchaog Timer

The Watchdog Timer provides an independent protection for microcontrollers. During a system failure, CAT1021/22/23 devices will provide a reset signal after a time-out interval of 1.6 seconds for a lack of activity. The CAT1023 is designed with the Watchdog timer feature on the WDI pin. The CAT1021 and CAT1022 monitor the SDA line. If WDI or SDA does not toggle within a 1.6 second interval, the reset condition will be generated on the reset outputs. The watchdog timer is cleared by any transition on a monitored line.

As long as reset signal is asserted, the watchdog timer will not count and will stay cleared.

### Figure 1. RESET Output Timing



### EMBEDDED EEPROM OPERATION

The CAT1021/22/23 feature a 2-kbit embedded serial EEPROM that supports the I<sup>2</sup>C Bus data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

### I<sup>2</sup>C BUS PROTOCOL

The features of the  $I^2C$  bus protocol are defined as follows:

- (1) Data transfer may be initiated only when the bus is not busy.
- (2) During a data transfer, the data line must remain stable whenever the clock line is high. / / changes in the data line while the clock line is high will be interpreted as a START or `TOP condition.

### START CONDITION

the START Condition pre 'es ' com ands to the device, and is defined a a HIGH to v transition of

SDA when SCL is HIGH. The CAT1021/22/23 monitor the SDA and SCL lines and will not respond until this condition is met.

### **STOP CONDITION**

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

### **DEVICE ADDRESSING**

The Master begins a transmission by sending a START condition. The Master onds the address of the particular slave device t is rejuesting. The four most significant bits in the "-bit ave adcress are programmable in regional r the "-bit ault is 1010.

The last bit of the slape dress specifies whether a Read  $W_{1}$  expection is to be performed. When this bit is set to  $1 \ge P_{-1}$  d operation is selected, and when set  $C \ge V_{1}$  is performed. Vite operation is selected.

, ter the Master sends a START condition and the slape address byte, the CAT1021/22/23 monitors the bus and responds with an acknowledge (on the SDA line, when its address matches the transmitted slave acidress. The CAT1021/22/23 then perform a Read or Write operation depending on the R/W bit.





Figure 4. Write Cycle Timing



### ACKNOWLEDGE

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data.


All devices respond with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When a device begins a READ mode it transmits 8 bits of data, releases the SDA line and monitors the line for an acknowledge. Once it receives this acknowledge, the device will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.


### WRITE OPERATIONS

#### **Byte Write**

In the Byte Write mode, the Master device sends the START condition and the slave address information (with the R/W bit set to zero) to the Slave device. After the Slave generates an acknowledge, the Master sends a 8-bit address that is to be written into the address pointers of the device. After receiving another acknowledge from the Slave, the Master device transmits the data to be written into the addressed memory location. The device acknowledges once more and the Master generates the STOP condition. At this time, the device begins an internal program. Ingloy e to non-volatile memory. While the case is in topic as, the device will not respond to any result.








### Page Write

The CAT1021/22/23 writes up to 16 bytes of data in a single write cycle, using the Page Write operation. The page write operation is initiated in the same manner as the byte write operation, however instead of terminating after the initial byte is transmitted, the Master is allowed to send up to 15 additional bytes. After each byte has been transmitted, the CAT1021/22/23 will respond with an acknowledge and internally increment the lower order address bits by one. The high order bits remain unchanged. If the Master transmits more than 16 bytes before sending the STOP condition, the address counter 'wraps around,' and previously transmitted data will be overwritten.

When all 16 bytes are received, and the STOP condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the CAT1021/22/23 in a single write cycle.



#### Acknowledge Polling

Disabling of the inputs can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host's write opration, the CAT1021/22/23 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the device is still busy with the write operation, no ACK will be returned. If a write operation has completed, an ACK will be returned and the host can then proceed with the next read or write operation.

### WRITE PROTECTION PIN (WP)


The Write Protection feature (CAT1021 only) allows the user to protect against inadvertent memory array programming. If the WP pin is tied to  $V_{CC}$ , the entire memory array is protected and becomes read only. The CAT1021 will accept both slave and byte addresses, but the memory location accessed is protected from programming by the device's failure to send acknowledge after the first byte of data is received.

### Figure 10. Immediate Address Read Tin. Vo

### **READ OPERATIONS**

The READ operation for the CAT1021/22/23 is initiated in the same manner as the write operation with one exception, the  $R/\overline{W}$  bit is set to one. Three different READ operations are possible: Immediate/Current Address READ, Selective/Random READ and Sequential READ.

NEW DESIGN



#### Immediate/Current Address Read

The CAT1021/22/23 address counter contains the address of the last byte accessed, incremented by one. In other words, if the last READ or WRITE access was to address N, the READ immediately following would access data from address N + 1. For N = E = 255, the counter will wrap around to zero and continue to clock out valid data. After the CAT1021/22/23 receives its slave address information (with the  $R/\overline{W}$  bit set to one), it issues an acknowledge, then transmits the 8-bit byte requested. The master device does not send an acknowledge, but will generate a STOP condition.

#### Selective/Random Read

Selective/Random READ operations allow the Master device to select at random any memory location for a READ operation. The Master device first performs a 'dummy' write operation by sending the START condition, slave address and byte addresses of the location it wishes to read. After the CAT1021/22/23 acknowledges, the Master device sends the START condition and the slave a 'ress again, this time with the R/W bit set to operation. The Master device does not send an ac owled but will generate a STOP condition.

#### **Sequential Read**

The Sequential READ operation can be initiated by either the Immediate Address READ or Selective READ operations. After the CAT1021/22/23 sends the initial 8-bit byte requested, the Master will responds with an acknowledge which tells the device it requires more data. The CAT1021/22/23 will continue to output an 8-bit byte for each acknowledge, thus sending the STOP condition.

The data being transmitted from the CAT1021/22/23 is sent sequentially with the data from address N followed by data from address N for the CAT1021/22/23 address bits so that the contract monory atray can be read during one operation.






Figure 12. Sequential Read Timing



# PACKAGE OUTLINE DRAWINGS

# PDIP 8-Lead 300 mils (L)<sup>(1)(2)</sup>




SIDE VIEW

END VIEW

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MS-001.

SOIC 8-Lead 150 mils (W)  $^{\rm (1)(2)}$ 




#### Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MS-012.

TSSOP 8-Lead (V) (1)(2)




#### Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MO-153






DETAIL A


- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-187.

# TDFN 8-Pad 3 x 3 mm (ZD4) (1)(2)



- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MO-229.

# EXAMPLE OF ORDERING INFORMATION



Part number is not exactly the same as the "Example of Ordering Information" shown above. For part numbers marked with \* there is only one hyphen in the orderable part number, which is placed before the "Reset Threshold Voltage".

CAT1022xx and CAT1023xx Orderable Part Numbers are located on page 20.

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) The device used in the above example is a CAT1021WI-30-GT3 (SOIC, Industrial Temperature, 3.0 V 3.15 V, NiPdAu, Tape & Reel, 3,000/Reel).
- (4) For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
- (5) TDFN not available in NiPdAu (-G) version.

Orderable Part Number	<sup>-</sup> – CAT1022xx
CAT1022LI-45-G	CAT1022ZI-45-GT3
CAT1022LI-42-G	CAT1022ZI-42-GT3
CAT1022LI-30-G	CAT1022ZI-30-GT3
CAT1022LI-28-G	CAT1022ZI-28-GT3
CAT1022LI-25-G	CAT1022ZI-25-GT3
CAT1022WI-45-GT3	CAT1022ZD4I-45T3*
CAT1022WI-42-GT3	CAT1022ZD4I-42T3*
CAT1022WI-30-GT3	CAT1022ZD4I-30T3*
CAT1022WI-28-GT3	CAT1022ZD4I-28T3*
CAT1022WI-25-GT3	CAT1022ZD4I-25T3*
CAT1022YI-45-GT3	
CAT1022YI-42-GT3	
CAT1022YI-30-GT3	
CAT1022YI-28-GT3	
CAT1022YI-25-GT3	

RNEW DESIGN \*

CAT1022YI-25-GT3	
	same as the "Example of Ordering." for a tion shown a page 19. For part numbers marked with * there is ble part number, which is place of fore the Research Threshold Voltage".
Orderable Part Number	– CAT1023xx
CAT1023LI-45-G	CAT102221 45- 15
CAT1023LI-42-G	CAT1 23ZI-4, G
CAT1023LI-30-G	C^T1 '3ZI-3' GT3
CAT1023LI-28-G	CAT102d-GT3
CAT1023LI-25-C	CAT 23ZI-25 G 12
CAT1023WI-4	10232D4i 45T2*
CAT1023W 12-GT3	CAT1023ZD4I-42T3*
CA 102 VI-C GIJ	CAT10237D4I-30T3*
CA 1023V -28-GT3	CAT10237D4I-28T3
CAT, 21 vI-25-GT3	CAT1023ZD41 25T3*
CAT1023YI-45-G13	N. C. D.
CAT1023142-GT3	0RH
CAT1023YI-30-GT3	
C.AT1023YI-28-GT3	
CAT1023YI-25-GT3	

Part number is not exactly the same as the "Example of Ordering Information" shown on page 19. For part numbers marked with \* there is only one hyphen in the orderable part number, which is placed before the "Reset Threshold Voltage".

### **REVISION HISTORY**

Date	Rev.	Reason
25-Sep-03	F	Added Green Package logo Updated DC Operating Characteristic notes Updated Reliability Characteristics notes
7-Nov-03	G	Eliminated Automotive temperature range Updated Ordering Information with "Green" package codes Updated Reset Circuit AC Characteristics
4-Dec-04	Н	Eliminated data sheet designation Updated Reel Ordering Information
11-Jan-04	I	Eliminated 8-pad TDFN package (3 x 4.9 mm) Changed SOIC package designators Added package outlines
11-Apr-04	J	Update Pin Configuration
11-Nov-04	К	Update Feature Update Description Update DC Operating Characteristic Update AC Characteristics
3-Feb-07	L	Update Example of Ordering 'orn, ion
28-Nov/07	М	Update Package Outling Lraw gs Update Example of Oro, ing Ini mation Add "MD-" to doc
3-Nov-08	Ν	Change loc fin print. ON Son iconducto:
5-Mar-09	0	Update C lering orration (Remove 2,000/Reel)
14-Jul-09	Р	U date Oru inc. iformation lable
	UNC	C date Oru in information table
- CV	0	
CN Serviconductor	and ware	r gis er 1 ademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to the no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability

CN Serliconductor and are r gis erel addemarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights intended for sugrical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, afflites, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

 N. American Technical Support: 800-282-9855 Toll Free USA/Canada
 ON Semiconductor Website: www.onsemi.com

 Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
 Order Literature: http://www.onsemi.com/orderlit

 Japan Customer Focus Center: Phone: 81-3-5773-3850
 For additional information, please contact your local Sales Representative